You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
About HPC enables the computation that makes capturing, producing, and optimizing energy possible. The global demand for energy from many varied sources is growing. Join us to learn how our solutions support robust computing performance and the biggest, most complex, and highest-throughput workloads for energy producers and researchers. Agenda Altair/Intel Presentation: (Radioss + Intel, Altair Unlimited & Altair One) Scaling & Enablement …
Electronic components design and their integration on PCBs involve complex simulations to accurately predict EM fields and forces. These simulations can be computationally intensive and time-consuming. High-performance computing (HPC) capability …
Ensuring my Design Verification is ISO26262 Compliant With the widespread of the modern automobiles, run and regulated by automotive ECUs, the need for advanced safety features has also become inevitable. And this is why today modern vehicles are required to adhere to the safety standards listed within the Automotive Safety Integrity Level (ASIL). In this …
San Francisco Marriott Marquis
780 Mission Street, San Francisco, CA, United States
Join CEA-Leti CEO Sébastien Dauvé and a panel of tech experts and partners at Leti Semicon Workshop on July 9, 2024 – San Francisco CEA-Leti is setting up a novel …
Ensuring reliable performance of products in the field requires verification and validation at the system level. This means considering the complex interaction of different physics between systems and sub-systems. In this webinar, you will learn about purpose-driven digital twins that can: Optimize performance at the system level Co-simulate models benefitting from switchable, purpose-driven modeling fidelity …
Whether you’re conducting safety analyses at the system, software, or hardware level, medini analyze can help you achieve: Up to 50% increased efficiency in your functional safety analyses, End-to-end traceability, including integration …
British Motor Museum
Banbury Road Gaydon, Lighthorne Heath, Warwick, United Kingdom
About The Conference We are delighted to announce the AESIN Conference 2024 to be held on 11th July. This year’s AESIN theme is Collaboration in a technology rich era. We will be celebrating UK’s outstanding automotive electronics related organisations as we bring technology to the forefront. Come together with fellow industry leaders and experts as …
Join us at Virtual Prototyping Day 2024 to hear about the latest deployed virtual prototyping innovations. This event highlights applications from around the world using the latest virtual prototyping technology, …
Description Today’s wireless and high-speed chip designs integrate an incredible amount of functionality on very small silicon real estate. Such integration requires optimization from the early stages of the design …
Summary Join us for a weekly webinar series focusing on cutting-edge design and implementation techniques for hardware security. This series is perfect for engineers and designers looking to strengthen their knowledge, stay current with the latest hardware security advancements and learn more about security IP solutions. Each week, we will explore a critical topic in …
Today, we find ourselves at the nexus of the fourth industrial revolution — an era dominated by Smart Everything. The internet, artificial intelligence, and the use of software are helping to create things that couldn’t even be imagined just a decade or two ago. The opportunities seem limitless, and the potential for more world-changing technologies …
The digital chip design flow carries with it an enormous wealth of untapped information regarding the health and status of your SoC design. The ability to efficiently mine this data …
This webinar equips you with effective strategies to tackle randomization-related errors within your UVM verification environment. We'll explore the power of Cadence's Verisium Debug, a tool designed to simplify the debugging process. What You Will Learn Practical techniques for isolating and resolving randomization-related errors Optimize your UVM verification environment for robust functionality Gain valuable insights …
Leveraging functional patterns is crucial for achieving high defect coverage and reducing defective parts per million (DPPM) levels. Synopsys VC Z01X fault simulator offers enhanced fault coverage in manufacturing test flows, complementing …
Summary Join us for a weekly webinar series focusing on cutting-edge design and implementation techniques for hardware security. This series is perfect for engineers and designers looking to strengthen their …
Join us for an exclusive webinar during Ansys 2024 R2 updates. We'll showcase significant enhancements to our Thermal Integrity tools. Discover the latest in Icepak, Mechanical Thermal, and Mechanical Structural, …
About this event As electronics grow denser and interconnects more intricate, the design process becomes increasingly challenging. Designers need increased automation and cross-functional collaboration to adhere to stringent industry standards. This webinar introduces the 2024 additions to Keysight EDA: Chiplet PHY Designer and PCIe® Designer. Discover end-to-end simulation and standards-driven workflows that reduce time to …
