You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, 
join our community today! 
		
	
	
		
		
		WP_Term Object
(
    [term_id] => 157
    [name] => EDA
    [slug] => eda
    [term_group] => 0
    [term_taxonomy_id] => 157
    [taxonomy] => category
    [description] => Electronic Design Automation
    [parent] => 0
    [count] => 4310
    [filter] => raw
    [cat_ID] => 157
    [category_count] => 4310
    [category_description] => Electronic Design Automation
    [cat_name] => EDA
    [category_nicename] => eda
    [category_parent] => 0
    [is_post] => 
)
  
            
        				
		
	
		
			
		
	
	
		
		
	
	
	
		At the Jasper Users Group meeting in October Rajeev Ranjan presented on the JasperGold COV App which he described as the Swiss army knife for verification. It comes in many sizes and contains many useful tools.
The primary goal of COV is to provide coverage metrics:
- stimuli coverage: how restrictive is the design behavior under 
… 
Read More 
	 
	
	
	
		
	
		
			
		
	
	
		
		
	
	
	
		Based on local traffic patterns and my experience in Silicon Valley over the last 30 years we are looking at a much higher employment rate inside the fabless semiconductor ecosystem, absolutely. Jobs are being filled more so than I have seen in the past ten years. The challenge of course is finding the right people for the right job… Read More 
	 
	
	
	
		
	
		
			
		
	
	
		
		
	
	
	
		DesignCon brings together engineers from around the world that are interested in IC design, package design and board design, plus the signal integrity issues of creating high-speed systems. In just two weeks there’s a Special Interest Group(SIG) just for users of HSPICE in their tool flow, and it meets for three hours during… Read More 
	 
	
	
	
		
	
		
			
		
	
	
		
		
	
	
	
		In today’s environment of semiconductor design, SoCs are crammed with various IPs with multiple functionalities and processors integrated together. In such an event it has become necessary to model the system and verify on Virtual Platform before getting into actual design and fabrication. And that requires modelling of each… Read More 
	 
	
	
	
		
	
		
			
		
	
	
		
		
	
	
	
		IC designers use EDA tools to implement their logical and physical design, and these tools require foundry-specific information for:
- Design Rule Checking (DRC) 
- Layout Versus Schematic (LVS) 
- Library Symbols 
- Parasitic EXtraction (PEX) 
… 
Read More 
	 
	
	
	
		
	
		Social Media at Aldecby Daniel Payne on 01-09-2014 at 5:38 pmCategories: Aldec, EDA
 
			
		
	
	
		
		
	
	
	
		I’ve been blogging about EDA and Semiconductor companies using social media to create new ways to talk and listen to engineers, so today I looked at Aldec and how they are using social media. Aldec offers EDA products for: FPGA Simulation, functional verification, emulation, and MIL/Aero verification. Their Home page … Read More 
	 
	
	
	
		
	
		
			
		
	
	
		
		
	
	
	
		Taking place annually in Silicon Valley, DesignCon is the premier  educational conference and technology exhibition for electronic design  engineers in the high speed communications and semiconductor  communities.
Created by engineers for engineers, DesignCon is the largest  gathering of chip, board and systems designers… Read More 
	 
	
	
	
		
	
		
			
		
	
	
		
		
	
	
	
		Gone are the days when analog design had its sweet space on a single chip. However, it’s the main driver in this new electronic world which is geared by Internet-of-Things, wireless, mobile, remote control and so on. How does an electronic device sense a touch by human, motion, temperature, sound etc.? It’s the analog circuitry … Read More 
	 
	
	
	
		
	
		
			
		
	
	
		
		
	
	
	
		Do we ever imagine what kind of severe challenges mission critical unmanned systems in air, land and underwater face? They are limited in space and size; have to be light in weight, flexible in different types of operations and at the same time rugged enough to work in extreme climatic conditions. That’s not enough; amidst these … Read More 
	 
	
	
	
		
	
		
			
		
	
	
		
		
	
	
	
		As we move down into more and more advanced process nodes, the rules of how we test designs are having to change. One big challenge is the requirement to zoom in and fix problems by doing root cause analysis on test data alone, along with the rest of the design data such as detailed layout, optical proximity correction and so on. But without… Read More 
	 
	
	
	
	
		
	 
	
	
 
		 
		
		
	
The AI PC: A New Category Poised to Reignite the PC Market