Staff Design Verification Infrastructure Engineer – VIPs and Testbench
Job Description:
Join SiFive’s Design Verification Infrastructure team to develop and maintain the Verification Platform VIPs, AIPs, and other testbench components used across SiFive. An ideal candidate will be a strong Design Verification engineer with a solid understanding of software engineering. You will be expected to collaborate with Design Verification engineers to develop reusable testbench components and integrate them within SiFive’s Chisel-based Verification Platform..
Responsibilities:
- Architect, develop, and maintain the Verification Platform to provide a common infrastructure that scales with the growth of SiFive for Design Verification and other verification and validation activities
- Develop Verification Platform libraries for expressing verification intent in Scala with Chisel, including test harnesses, stimulus, scoreboards, and other generators
- Develop Verification Platform VIPs, AIPs, and other testbench components using System Verilog, UVM, and other related technologies
- Develop Verification Platform test plans and testbenches to verify and release testbench components with high quality
- Educate the Design Verification and other verification and validation teams on best practices and how to achieve them with the Verification Platform
Requirements:
- Design Verification experience with System Verilog and UVM
- Experience designing and verifying VIPs, AIPs, and other testbench components
- Understanding of modern software engineering practices
Desired:
- Experience with Chisel, Scala, and/or Python
- Understanding of EDA tools and flows for Design Verification
- Familiarity with DevOps practices, build systems, and CI / CD
Apply for job
To view the job application please visit sifive.wd1.myworkdayjobs.com.




Why America’s Semiconductor Manufacturing Capacity Matters