hip webinar automating integration workflow 800x100 (1)

System Level Verification Engineer

System Level Verification Engineer
by macvin on 05-19-2020 at 4:15 am

Develop fullchip level test plan, Verilog based fullchip testbench components. Familiar with writing, running and debugging C/C++ based tests. Close Functional/Code coverage. Ability to independently execute on test plan, run simulations and debug.

 7+ years of ASIC verification experience
 Verilog knowledge
 C/C++ coding and debugging
 VCS simulator, Verdi

 Previous experience with PCIe, HBM-DDR, Ethernet, SPI, I2C, JTAG, Debug highly desired
 Gate simulation, Power Aware simulation highly desired
 Scripting skills(Perl, Python)
 Emulation experience a plus

Apply for job

To apply for this job email your details to macvin@crabsassociates.com

Share this post via: