image ad mdx hip webinar automating integration workflow 800x100 (1)

ASIC Digital Design Engr, Sr II

ASIC Digital Design Engr, Sr II
by Admin on 04-28-2020 at 12:54 pm

Website Synopsys

TAIWAN – Hsinchu

Job Description and Requirements

The selected candidate will be a key member of the Synopsys DesignWare Processor team in Hsinchu and involved in the development of leading edge DesignWare processor IP products such as NN accelerators, vision processors, as well as high-performance or energy-efficient general purpose processors.
The responsibility could vary from architecture analysis, micro-architecture, logic design and implementation, formal verification, simulation verification, as well as related engineering flows and environments, depending on individual’s capability and career development, which would include but not limited to related creation, implementation, analysis, debugging, and optimization work. In addition, the candidate would have a great opportunity to collaborate cross-team and cross-site in algorithm analysis, methodology development, quality improvement, product delivery, as well as SoC implementation and system bring-up, or any other engineering works that could be needed for the overall ARC team business.

Job Requirements:

• Master degree in EE or CS related engineering major is required as a minimum from a reputed college
• Minimum 7 to 15 years of experience in related digital frontend design or verification for IP business
• Comprehensive knowledge in microprocessor architecture, memory architecture, and system architecture
• HDL and Verification languages: SystemVerilog, Verilog
• Micro-architecture and RTL design, or verification methodologies such as UVM/OVM, functional formal, functional coverage
• Programming skills: SystemVerilog, C/C++, assembly, Perl, Python, scripts
• Tools: RTL linters, simulators, synthesizers, functional formal, functional coverage, team work tools (continuous integration, source control management, issue tracking, etc.), ADL-based generation tools (such as Synopsys ASIP Designer)
• Experience with multi-site development is essential
• Experience in leading an engineering team for execution or owning a methodology spec for development and deployment could be a plus
• Written and Verbal communication skills:
• Creation, modification and review of documentation: design or verification work plans, engineering quality processes, test scenarios, test reports
• Ability to profile the values, requirements, issues, risks, and solutions for engineering works presentation for leadership review
• Ability to follow disciplines describing issues and changes in track systems
• Analytical skills:
• Analysis of signoff requirements for product releases
• Ability to analyze QoR and verification results for major milestone reviews and assessments.
• Self-motivated team player able to thrive in a fast-paced engineering environment
• Ability to motivate and influence team members toward desired results
Apply for job

To view the job application please visit

Share this post via: