Semiwiki on LinkedIn Semiwiki on Facebook Semiwiki on Twitter Register / Log in 
Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/index.php?search/242382/&c[users]=sriharikumar.goud&o=date
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021370
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

Search results

Search the forum Search Semiwiki WordPress
  1. S

    SoC Verification

    In General, SoC Soft IP is nothing but a actual ASIC chip sitting in FPGA. But how do we ensure that this is meetig all functionality of the ASIC Chip. I.e 1. How do you ensure that all the ASIC supporting instruction opocodes are covered in this Soft IP ? 2. How to add few more instruction to...
Back
Top