[content] => 
    [params] => Array
            [0] => /forum/index.php?members/fred-chen.5185/recent-content

    [addOns] => Array
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021071
            [XFI] => 1050270

    [wordpress] => /var/www/html

Recent content by Fred Chen

  1. F

    Intel 14th Gen Meteor Lake Rumored To Drop TSMC 3nm Node For tGPU, Might Be Used in 15th Gen Arrow Lake CPUs Intel made significant progress during the quarter on the ramp of Intel 7, now shipping in aggregate over 35 million units. The company expects Intel 4 to be ready for volume...
  2. F

    NVM and MRAM available in 16nm and below

    Interesting twist: MgO (the key layer of STT-MRAM) can also be a ReRAM. Moreover, accumulated write pulse time can increase the probability of breakdown: More discussion here: Breakdown-Limited Write Time Windows for STT-MRAM
  3. F

    NVM and MRAM available in 16nm and below

    The endurance of STT-MRAM has often been exaggerated, and the temperature dependence of read and write operations is nontrivial. There is also contact resistance. I know ReRAM can be another option, but each foundry could have a different offering.
  4. F

    Samsung 3nm two-step

    From their 3nm announcement: Compared to 5nm process, the first-generation 3nm process can reduce power consumption by up to 45%, improve performance by 23% and reduce area by 16%...
  5. F

    Intel samples Crow Pass: 3rd Generation Optane

    I wonder, did they stop Optane development at Rio Rancho earlier this year, when the VP departed?
  6. F

    Intel samples Crow Pass: 3rd Generation Optane It's probably surprising to many that Optane is still around, but apparently it's not dead yet. Presumably, it's being made at Rio Rancho.
  7. F

    EUV was never going to be single patterning

    I'm not sure Intel kept its 65nm until now, but at some other places 55nm is often where 65nm migrates to.
  8. F

    EUV was never going to be single patterning

    For example, Intel's 45nm node gate layer was patterned with one mask for straight gate lines first and then another for cutting them into final gates.
  9. F

    Micron announces 232 layer NAND For a double-stacked structure, this NAND process etches more than 100 layers at a time. It used to be only Samsung could do this. Moreover, two controllers (one internally designed, one externally designed) are...
  10. F

    UMC Reports Second Quarter 2022 Results TSMC is indeed trying to move its customers to 28nm and smaller.
  11. F

    China's SMIC Shipping 7nm Chips, Reportedly Copied TSMC's Tech (fake news?)

    Chinese publications at SPIE indicated study of LE4 (4P4E) besides SAQP for "7nm" (CD~20 nm).