WEBINAR: CREATING ASSERTIONS FOR SV REAL-NUMBER MODELING
Device assertions and checks have been used in analog simulation for years. These checks, however, are more focused on device characteristics such as voltage, current, impedance, and timing rather than functionality. The SystemVerilog language supports assertions (SVA) for functional verification. By extending the MS simulation tools to support the binding of SVA, the assertions created …
Continue reading "WEBINAR: CREATING ASSERTIONS FOR SV REAL-NUMBER MODELING"