You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today!
WP_Term Object
(
[term_id] => 31
[name] => GlobalFoundries
[slug] => globalfoundries
[term_group] => 0
[term_taxonomy_id] => 31
[taxonomy] => category
[description] =>
[parent] => 158
[count] => 240
[filter] => raw
[cat_ID] => 31
[category_count] => 240
[category_description] =>
[cat_name] => GlobalFoundries
[category_nicename] => globalfoundries
[category_parent] => 158
[is_post] =>
)
Back in my IP days we spent a lot of time with the ASIC companies chasing multi-million dollar licensing deals. IBM was a fierce ASIC competitor back then with leading edge processes and a silicon proven IP catalog that was unmatched.
Unfortunately that ended at 65nm as the pure-play foundries (TSMC and UMC) and fabless ASIC companies… Read More
Last week I wrote about the Photonics Summit and hands-on training hosted by Cadence Design, PhoeniX Software and Lumerical Solutions and in that article I mentioned that Ted Letavic of Global Foundries laid out a powerful argument for why integrated photonics is a technology that is going main stream. This article dives into … Read More
Mahesh Tirupattur, EVP at low-power SERDES pioneer Analog Bits lead off the panel discussion at the recent FD-SOI Forum in Shanghai with the assertion that for anything “always on” in IoT, FD-SOI’s always better. They had a great experience porting their SERDES IP to 28nm FD-SOI (which they detailed last spring – see the ppt here… Read More
In August I wrote an article proclaiming Score 1 for IDMs vs Fabless and discussedIntel’sannouncement of volume production of their 100G PSM4 and 100G CWDM4 transceiver products.
This week the Fabless Empire strikes back.Daniel Nenni and I attended a two-day Photonic Summit and workshop hosted by Cadence Design, PhoeniX Software… Read More
As you’ve probably seen in (excellent!) recent semiwiki postings by Eric Esteve and Scotten Jones, 12nm FD-SOI has now officially joined the GlobalFoundries’ roadmap. Eric and Scotten did a great job of putting many things in perspective. But this is a big piece of news, so here I propose looking at it from yet another perspective,… Read More
I recently took a look at the current status and future direction of FinFET based logic processes in my Leading Edge Logic Landscape blog. I thought it would be interesting to take a similar look at FDSOI and to compare and contrast the two processes. My Leading Edge Logic Landscape blog is available here.… Read More
On September 8, 2016 GLOBALFOUNDRIES (GF) announced their 12nm FDSOI technology node. On September 12th I had a chance to interview Greg Bartlett, GF Senior Vice President for the CMOS Business Unit (as a side note, GF has: RF SOI, ASIC and CMOS business units).… Read More
I attended a lunch yesterday with GlobalFoundries CEO Sanjay Jha (formerly of Qualcomm), SVP Gregg Barltlett (Motorola/GF), and CTO Gary Patton (IBM). Having followed GF from the very beginning I can tell you without a shadow of a doubt that GF has transformed from a collection of companies (AMD, Chartered, IBM) to a fully integrated… Read More
Word on the street is that TSMC is on schedule with 16FFC, 10nm and 7nm, which is a very big deal for the fabless semiconductor ecosystem. As Scotten Jones has illustrated in the graphic below, for the first time in the history of the semiconductor industry a pure-play foundry (TSMC) will have the process lead over Intel. And this is… Read More
Last year, GlobalFoundries filled the competitive gap by offering FD-SOI technology on 22nm, offering better performance than 28nm, you may have read about the news in Semiwiki. Timing is important, as Samsung has announced FD-SOI support one year before (2014) GlobalFoundries, but for 28nm. The announcement made by GlobalFoundries… Read More
Facing the Quantum Nature of EUV Lithography