Now that the dust has settled let’s talk about the recent TSMC OIP Ecosystem Forum. This was the 6[SUP]th[/SUP] annual OIP which hosts more than 1,000 attendees from TSMC’s top customers and partners. Presenting this year were TSMC VP and CTO Dr. Jack Sun, TSMC VP of R&D Dr. Cliff Hou, and ARM EVP of Incubation Businesses Dr. Dipesh… Read More
Top 5 Highlights from the 2016 TSMC Open Innovation Platform Forum
Recently, TSMC conducted their annual Open Innovation Platform forum meeting in San Jose. Although TSMC typically eschews a theme for the forum, David Keller, EVT TSMC North America, used a phrase in his opening remarks that served as a foundation for the rest of the meeting – “celebrate the way we collaborate”.
The forum begins… Read More
ESL Architectural Power Estimation Support from TSMC — yes, TSMC
Electronic system level (ESL) modeling for system architecture exploration is rapidly gaining momentum. The simulation performance requirements for hardware/software co-design are demanding — an abstract model for SoC IP cores is required. Typically, soft IP will include a number of model configuration parameters.… Read More
TSMC 16nm, 10nm, 7nm, and 5nm Update!
Word on the street is that TSMC is on schedule with 16FFC, 10nm and 7nm, which is a very big deal for the fabless semiconductor ecosystem. As Scotten Jones has illustrated in the graphic below, for the first time in the history of the semiconductor industry a pure-play foundry (TSMC) will have the process lead over Intel. And this is… Read More
TSMC and Solido to Share Experiences with Managing Variation in Webinar
TSMC knows better than anyone the effect that variation can have at advanced process nodes. Particularly in memory designs and in standard cell designs, variation has become a very critical because of its effects on yield and because of the high-cost of compensating for it. Smaller feature sizes combined with lower voltage thresholds… Read More
NVIDIA looks inside Parker and automotive-grade
‘Parker’ is a fascinating name for a chip designed for autonomous vehicles – more likely, the project name was pulled off a map as a bedroom community near Denver. First highlighted on the roadmap in 2013, and advertised as inside the DRIVE PX 2 platform shown at CES 2016, NVIDIA revealed some details of Parker at Hot Chips 2016.… Read More
The 2016 Leading Edge Semiconductor Landscape
The leading edge semiconductor logic landscape has in recent years collapsed to just four companies. The following is a summary of what is currently known about each company’s plans and how they compare. ASML has analyzed many logic nodes and developed a formula that normalizes processes to a “standard node”.… Read More
Pushing automotive-grade embedded flash to 28nm
18 months ago Renesas announced they were prototyping their SG-MONOS eFlash on 28nm, and at the time we said it would be a couple of years before actual product. Yesterday, Renesas revealed their partner in this effort is TSMC – no surprise – and hinted things are moving, with better performance than expected but on a longer qualification… Read More
TSMC Fab 12 is a Pokemon Go Stop!
It only seems fitting that Fab 12 is a PokeStop since TSMC stands to make a lot of money from the augmented reality gaming craze that is sweeping the world. Unfortunately, most of the press I have read about Pokemon Go has been negative but that is the new “negative media” world we live in. As a player myself (level 25) and a semiconductor… Read More
Apple will NEVER use Intel Custom Foundry!
The media already has Apple and Intel in talks to make the A11 SoC in 2018 as a result of the recent Intel/ARM IP licensing deal. This is probably one of the funnier media bumbles I have read in a while so let’s talk about it in a little more detail.
“According to Nikkei Asian Review, Intel is now perfectly poised to give TSMC a good run for… Read More