WP_Term Object
(
    [term_id] => 41
    [name] => S2C EDA
    [slug] => s2c-eda
    [term_group] => 0
    [term_taxonomy_id] => 41
    [taxonomy] => category
    [description] => 
    [parent] => 14418
    [count] => 55
    [filter] => raw
    [cat_ID] => 41
    [category_count] => 55
    [category_description] => 
    [cat_name] => S2C EDA
    [category_nicename] => s2c-eda
    [category_parent] => 14418
    [is_post] => 
)
            
S2C Banner
WP_Term Object
(
    [term_id] => 41
    [name] => S2C EDA
    [slug] => s2c-eda
    [term_group] => 0
    [term_taxonomy_id] => 41
    [taxonomy] => category
    [description] => 
    [parent] => 14418
    [count] => 55
    [filter] => raw
    [cat_ID] => 41
    [category_count] => 55
    [category_description] => 
    [cat_name] => S2C EDA
    [category_nicename] => s2c-eda
    [category_parent] => 14418
    [is_post] => 
)

CEO Interview: Toshio Nakama of S2C

CEO Interview: Toshio Nakama of S2C
by Daniel Nenni on 01-16-2017 at 7:00 am

I haven’t sat down to speak with S2C since we collaborated on the book, PROTOTYPICAL, published just before DAC 2016 and even then, I hadn’t spoken to Toshio Nakama, their CEO. Toshio splits his time between the San Jose headquarters and the Shanghai headquarters so getting time to meet face-to-face has been challenging. I was finally… Read More


A Brief History of FPGA Prototyping

A Brief History of FPGA Prototyping
by Paul McLellan on 09-25-2015 at 7:00 am

Verifying chip designs has always suffered from a two-pronged problem. The first problem is that actually building silicon is too expensive and too slow to use as a verification tool (when it happens, it is not a good thing and is called a “re-spin”). The second problem is that simulation is, and has always been, too slow.

When Xilinx… Read More