As software content increases in system-on-chip and system-in-package designs, emulation has become a critical enabling technology for the software team. This technology offers software developers the opportunity to verify their code in against a high-fidelity model of the target system that actually executes fast enough… Read More
Electronic Design Automation
CEO Interview: Isabelle Geday of Magillem
Isabelle Geday is the Founder and CEO of Magillem Design Services, headquartered in Paris, France. Isabelle has over 40 years of experience creating innovative platform solutions, in various industries such as oil, telecommunications, IT and EDA. She has a proven track record in managing startup companies internationally,… Read More
Cadence Increases Verification Efficiency up to 5X with Xcelium ML
SoC verification has always been an interesting topic for me. Having worked at companies like Zycad that offered hardware accelerators for logic and fault simulation, the concept of reducing the time needed to verify a complex SoC has occupied a lot of my thoughts. The bar we always tried to clear was actually simple to articulate… Read More
RISC-V SDKs, from IP Vendor or a Third Party?
Like many of us, I’m a fan of open-source solutions. They provide common platforms for common product evolution, avoiding a lot of unnecessary wheel re-invention, over and over again. Linux, TensorFlow, Apache projects, etc., etc. More recently the theme moved into hardware with OpenCores and now the RISC-V ISA. All good stuff.… Read More
HCL Webinar Series – HCL VersionVault Delivers Version Control and More
HCL is an interesting organization. You may know them as an Indian company that provides software and hardware services. At about $10B US and over 110,000 employees working around the world, they are indeed a force in the industry. They’ve also created a software company called HCL Software that develops tools and technologies… Read More
Structural CDC Analysis Signoff? Think Again.
Talking not so long ago to a friend from my Atrenta days, I learned that the great majority of design teams still run purely structural CDC analysis. You should sure asynchronous clock domains are suitably represented in the SDC, find all places where data crosses between those domains that require a synchronizer, gray-coded FIFO… Read More
Cadence on Automotive Safety: Without Security, There is no Safety
One of the Designer Track at this year’s DAC focused on the popular topic of automotive electronics. The title was particularly on-point, The Modern Automobile: A Safety and Security “Hot Zone”. The session was chaired by Debdeep Mukhopadhyay, a Professor at the Indian Institute of Technology in Kharagpur.
This special, invited… Read More
Webinar Replay – Designing and Verifying HBM ESD Protection Networks
Every chip needs ESD protection, especially RF, analog and nm designs. Because each type of design has specific needs relating to IOs, pad rings, operating voltage, process, etc. it is important that the ESD protection network is carefully tailored to the design. Also because of interactions between the design and its ESD protection… Read More
Cooley’s 11 Quickie Questions About Virtual DAC’20 Last Week!
Just a little funny history, after I started my Silicon Valley Blog in 2009 several EDA CEOs bullied me into creating my own site to compete with John Cooley’s DeepChip.com. Competition is good, right? One good friend and CEO even suggested I call it DeepNenni.com. Thankfully we came up with something a little less awkward,
Synopsys Presents SAT-Sweeping Enhancements for Logic Synthesis
There was a “research reviewed” panel on Thursday at DAC entitled Shortening the Wires Between High-Level Synthesis and Logic Synthesis. Chaired by Alric Althoff of Tortuga Logic, the panel explored methods to deal with wire delays in high-level synthesis and logic synthesis. The four speakers and their focus were:
- Licheng
Flynn Was Right: How a 2003 Warning Foretold Today’s Architectural Pivot