DAC2025 SemiWiki 800x100

Sondrel Extends ASIC Turnkey Design to Supply Services From Europe to US

Sondrel Extends ASIC Turnkey Design to Supply Services From Europe to US
by Bernard Murphy on 07-12-2023 at 6:00 am

Sondrel scaling

It’s no secret that system companies are driving a lot of new silicon. Google, AWS, Tesla and others have well-established design teams delivering differentiated servers, AI engines and other technologies. I’m sure NVIDIA suspects sub rosa projects are already underway in many of these hyperscalers to design out their GPUs.

Below those dizzy heights, there is plenty of demand among midlevel system suppliers to build the essential brick-and-mortar silicon underlying modern electronic systems. Advances in edge AI, automotive networking and support for zonal architectures, and fixed wireless access devices for industrial and building automation are all very active domains. System builders here must also differentiate in their silicon platform to meet affordability and low-power objectives but span a spectrum from zero chip expertise, to logic design only, to an in-principle full design team not yet proven on a high-risk project.

Sondrel, a UK ASIC design services company, has provided an answer for many years to such clients, growing to be the biggest digital Design and Supply and ASIC design services organization in Europe.

About Sondrel

The company was established in the UK in 2002. Starting in back-end design services where demand is commonly highest, they have grown steadily, acquiring the ST Morocco design center and the Imagination Technologies IMG Works team, the latter adding architectural and front-end design expertise. Sondrel now has design centers in the UK, India and Morocco, with sales offices in Europe, the US and Israel (Redtree Solutions).

These are not simple designs. Even in the midrange, systems builders want video interfaces, machine learning, automotive compliance, networking, AR/VR, low-power IoT and even blockchain expertise. Design sizes are significant, one recently reported at 500 sq mils with over 30 billion transistors. They are also regularly pushing leading-edge technologies with large chip designs on 7nm and 5nm. Markets served include AI at the edge, automotive, 8K video, smart homes and cities, wearables and consumer devices.

Even more interesting, Sondrel offers a full turnkey service, from concept to delivered packaged and tested parts. They have established relationships with the principal EDA and IP suppliers, foundry relationships with TSMC, Samsung and GlobalFoundries and with leading Test and OSAT companies. Naturally, they provide supply chain management throughout this cycle. Ian Walsh (VP of Biz Dev and VP of North America Operations) makes the point that TSMC and others will only work directly with extremely high-volume customers. The only way anyone but the giants can get access to their technologies is through accredited ASIC services like Sondrel. Sondrel calls their full-service solution Design and Supply, which starts at the design concept and extends to supply chain management and delivery, distinguishing them from other lesser ASIC offerings.

Ian also adds that another key strength is their design team which has worked on over 100 designs over the last 20 years and is tightly integrated. They operate not so differently from established teams in a big semiconductor house, working on platforms they already understand (more on that next). There is plenty of opportunity to keep pushing frontiers, yet with lots of accumulated experience in managing risk. An intriguing option for a wide range of design and supply needs.

The Sondrel SFA platform

Sondrel starts with well-proven reference designs. The SFA 200 reference is architected for single-channel video and data processing, targeted at fixed and mobile (battery-powered) applications, such as Smart Home, Smart Metering, Sensor Fusion and other applications where a compact chip can provide local intelligence for end-point data processing. The SFA 250A variant adds ISO 26262 compliance, including an independent functional safety island as a basis for ASIL D compliance if requested.

The SFA 300 reference has four CPU clusters enabling powerful, scalable signal and data processing SoCs to be created faster at lower costs. This is targeted at signal and data processing applications such as 8K video, facial recognition for surveillance, smart factories, blockchain servers and medical data analysis. In a similar way, the SFA 350A reference is extended to support automotive applications.

The SFA 100 platform is designed for small-footprint IoT applications supporting features such as voice activation, image classification, gesture recognition, filtering, inference and tracking.

I think this is interesting. Turnkey ASIC Design and Supply service, load-balancing the business across the mid-tier of system companies with options to serve monster projects without overbalancing the revenue mix. You can learn more HERE.


WEBINAR: Leap Ahead of the Competition with AI-Driven EDA Technology

WEBINAR: Leap Ahead of the Competition with AI-Driven EDA Technology
by Rob vanBlommestein on 07-11-2023 at 10:00 am

Synopsys.ai

The demands on today’s designs are relentless. Each generation of devices needs to be faster, smaller, more functional, more connected and more secure than the previous generation. In the face of all this, the time required for next-generation devices to hit the market is dramatically shrinking. That means the competitive landscape is fierce.

Complexities are making it impossible for companies and engineers to keep pace and deliver high-quality results. Too much time is spent optimizing, verifying, and testing the design without any guarantee that desired targets are being met. In the wake of all this increased complexity, the semiconductor industry is encountering a shortage of talent making it difficult to innovate.

The picture being painted seems very bleak, but we are at an inflection point. The demands are outpacing the resources to deliver, and that means the technology and tools to help must change. This is where artificial intelligence plays a critical role. AI is like the industrial revolution of our generation. It is essential to make what is imagined possible.

For the semiconductor industry, AI-driven electronic design automation solutions will not only help in this highly competitive market but also will allow companies to spend time innovating.

Synopsys is hosting a seminar series that explores how companies can leverage AI-driven EDA technology to deliver significant quality of results and productivity improvements across the development flow. The series will discuss how Synopsys.ai™, the industry’s first full-stack, AI-driven EDA suite, can help tackle the PPA (power, performance, and area), verification, and test challenges associated with today’s complex designs.

The first presentation of this three-part series targets design engineers looking to optimize PPA targets using Synopsys Design Space Optimization solution, DSO.ai™. The second webcast focuses on the verification engineer and how to achieve higher quality verification coverage faster with Synopsys Verification Space Optimization solution, VSO.ai™. The third webcast addresses the challenges faced by test engineers to reduce the number of test patterns while optimizing defect coverage with Synopsys Test Space Optimization solution, TSO.ai™. All three presentations will illustrate how to eliminate redundant and repetitive tasks using the respective sophisticated Synopsys.ai technology.

The future of innovation rests on the adoption of critical AI technologies. We can no longer burden ourselves with traditional manual tasks if we are to beat the competition. AI-driven EDA technology will allow companies to focus on chip quality and differentiation and empowers engineers to get the right chip with the right specs to market faster.

Register for the Synopsys.ai webinar series today!

Also Read:

Computational Imaging Craves System-Level Design and Simulation Tools to Leverage AI in Embedded Vision

Is Your RTL and Netlist Ready for DFT?

Synopsys Expands Agreement with Samsung Foundry to Increase IP Footprint

Requirements for Multi-Die System Success


Siemens Enhances Supply Chain Visibility with Real-Time Intelligence for its Xcelerator Platform

Siemens Enhances Supply Chain Visibility with Real-Time Intelligence for its Xcelerator Platform
by Kalar Rajendiran on 07-11-2023 at 6:00 am

siemens xpedition supplyframe opengraph 1200x630

 

Next generation electronic systems require an engineering approach incorporating a digital twin methodology for early verification with digital prototypes. Over the course of a design project, the digital twin model evolves to allow more complex interactions including analysis, simulations and validations earlier in the design cycle. This enables teams to detect problems much earlier when they are easier and cheaper to fix with very little product launch schedule impact.

Siemens Xcelerator is a powerful digital platform that offers a comprehensive suite of software and services built for the digital twin methodology. The platform encompasses various domains, including product lifecycle management, computer-aided design, simulation, and manufacturing operations management. It enables organizations to optimize their entire product development process, from ideation to production, by providing a unified environment for collaboration, data management, and analysis. With its advanced capabilities, Siemens Xcelerator empowers businesses to accelerate time-to-market, enhance product quality, and drive digital transformation.

Xpedition software is a specific component of the Siemens Xcelerator platform and focuses on PCB (printed circuit board) and electronic systems design. It offers a range of advanced tools and features for system design definition, electronics design, electro-mechanical co-design, analysis, verification, and PCB manufacturing. This software provides engineers with the capabilities to create complex, high-performance PCB designs and streamline the design process. The software is widely recognized in the industry as one of the most innovative and comprehensive solutions for electronic systems design.

Recently, Siemens announced a significant enhancement to its Xcelerator platform with the integration of the Supplyframe™ Design-to-Source Intelligence (DSI) capability. By incorporating this capability into Siemens Xcelerator, the company aims to offer comprehensive component technical data and real-time supply chain intelligence to its customers. This integration is a significant addition and brings high-value to Siemens EDA’s customer base.

What is Supplyframe DSI?

Siemens Supplyframe DSI platform is an advanced solution that provides comprehensive intelligence and insights throughout the design and sourcing stages of product development. It offers real-time data and analytics related to global component availability, demand, cost, compliance, and parametric information. The solution aggregates and analyzes vast amounts of data signals from the global electronics value chain, capturing information on part supply, demand, risk, and commercial intent.

Benefits of Supplyframe DSI Integration

With the Supplyframe DSI capability integrated into Siemens’ Xcelerator, the platform empowers businesses to make informed decisions during the design phase. The solution enables seamless collaboration and data sharing, leading to better coordination, improved resource management, and increased efficiency in the digital enterprise.

Cost Reduction

The real-time supply chain intelligence provided by the integrated solution enables engineers to make better component decisions during the design phase, resulting in cost savings and improved agility. With access to detailed component intelligence on over 600 million manufacturer part numbers, engineers can make informed tradeoffs when the cost of change is lowest, optimizing the design and sourcing strategies.

Streamlined Workflows and Risk Assessments

The integration eliminates manual data entry and library maintenance tasks, streamlining the design process. Engineers can benefit from detailed part comparison views, “what-if” part selection analysis, and digitally managed workflows. Real-time part-level audits facilitate streamlined risk assessments during design capture, enabling businesses to mitigate potential supply chain risks early in the process.

Supply Chain Resilience

In today’s dynamic business landscape, supply chain resilience is crucial for organizations. The integrated solution extends Siemens’ supply chain resilience leadership by providing comprehensive real-time data and decision support to engineering, new production introduction (NPI) management, and sourcing teams. It empowers businesses to adapt their design and sourcing strategies quickly, keeping pace with industry evolution.

Summary

Siemens’ integration of the Supplyframe DSI platform with Siemens Xcelerator represents a significant advancement in real-time supply chain intelligence. By providing access to global component availability, demand, cost, and compliance data during the design phase, Siemens empowers businesses to optimize their supply chain management, reduce costs, and improve agility. The integrated solution streamlines workflows, facilitates risk assessments, and enhances collaboration among teams, enabling organizations to thrive in the face of dynamic supply chain changes.

Also Read:

Transforming the electronics ecosystem with the component digital thread

DDR5 Design Approach with Clocked Receivers

Getting the most out of a shift-left IC physical verification flow with the Calibre nmPlatform


Podcast EP170: An Overview of the New Calibre Shift-Left Methodology with Jeff Wilson

Podcast EP170: An Overview of the New Calibre Shift-Left Methodology with Jeff Wilson
by Daniel Nenni on 07-10-2023 at 10:00 am

Dan is joined by Jeff Wilson, the DFM director of product management for Calibre Design Solutions at Siemens EDA. Jeff is responsible for the development of products and design flows that address the challenges of DFM and increasing the robustness of designs.

Dan explores the capabilities of the new Calibre Design Enhancer product from Siemens EDA with Jeff. This product delivers a shift-left methodology for design implementation using proven Calibre layout modification technology. Jeff explains the use model and impact of Design Enhancer VIA, PGE and PVR.

Jeff discusses in detail how these three capabilities are deployed during design to enhance the resulting layout and reduce design time. The broad foundry and technology support of Calibre are also discussed.

The views, thoughts, and opinions expressed in these podcasts belong solely to the speaker, and not to the speaker’s employer, organization, committee or any other group or individual.


Podcast EP171: A Discussion of an EDA Revenue Milestone and the Upcoming DAC with Wally Rhines

Podcast EP171: A Discussion of an EDA Revenue Milestone and the Upcoming DAC with Wally Rhines
by Daniel Nenni on 07-10-2023 at 8:00 am

Dan is joined by Dr. Walden Rhines to discuss the Q1 2023 Electronic Design Market Data report that was just released. SEMI and the Electronic System Design Alliance collect data from almost all of the electronic design automation companies in the world and compile it by product category and region of the world where the sales occurred. It’s the most reliable data for the EDA industry and provides insight into what design tools and IP are in highest demand around the world.

In this spirited and far-reaching discussion, Dan explores the anatomy of the Electronic Design Market Data report with Wally. An all-time quarterly revenue record of $4B was posted for Q1 2023. Almost all product categories saw a healthy 15 – 25 percent increase, with PCB leading the pack. Oddly, there is one category that posted flat revenue for the quarter. In terms of regional performance, Europe led the way. Asia Pac showed very mixed results. All these points are discussed by Wally.

The upcoming DAC was also touched on. Wally will be on a panel with Joe Costello – all questions fair game. Wally will also deliver the main keynote on Wednesday to discuss taking AI to the next level. These are must-see events.

The views, thoughts, and opinions expressed in these podcasts belong solely to the speaker, and not to the speaker’s employer, organization, committee or any other group or individual.


Are you Aware about Risks Related to Soft Errors?

Are you Aware about Risks Related to Soft Errors?
by Admin on 07-10-2023 at 6:00 am

Image1

Soft errors change stored data and cause temporal malfunctions in electronic systems. This mainly occurs when radiation particles collide with semiconductor devices. Soft errors are a concern in all environments, whether in the atmosphere, in space, or on the ground.

Soft errors are critical in high-reliability applications such as automotive, aerospace, medical, and high-performance computing. A Single-Event Upset (SEU) or Multi Bit Upset (MBU) can cause data corruption or software crashes that can have severe consequences for these applications.

For example, in 2003, soft errors in voting machines used in Belgium’s elections counted 4,096 more votes than voters (Ref1). Soft Error problems have been manifesting themselves for decades (Ref2) and the problems will continue to increase as chips become larger, increasing in density and functionality.

IROC solutions for Soft Error assessment in your design:

IROC Technologies is specialized in providing best-in-class EDA solutions and test/consulting services for soft error analysis and mitigation. With our expertise and know-how, we help our customer to get more confidence in their chips against radiation effects.

  • TFIT®: predicts FIT rate at the cell level and provides help for optimal hardening solutions
  • SoCFIT®: analyzes propagation of the soft errors at SoC level and provides mitigation strategies
  • SERTEST: provides radiation particle test in international world-class laboratories
  • SERPRO: provides consulting for SER management and mitigation for complex systems

IROC helps customers throughout all phases of chip design and development. Using IROC EDA solutions in a standard EDA flow early in the design cycle reduces costs and saves time while enhancing the reliability of your chip. IROC design consulting and radiation testing can help to optimize and verify your designs for optimal SER.

Customers & Partners:

More than 130 companies, including over 50% of the top semiconductor companies have benefited from IROC’s deep experience in radiation effects. Over a 23 year history, IROC has nurtured partnerships and long-term relationships with major foundries such as TSMC, Samsung, Global Foundries, the European Union, and CEA. Foundries, in particular, have used IROC EDA products to enhance PDKs to help reduce soft error problems in their customers’ designs.

Who benefits from IROC solutions?
  • TFIT®
    • cell developers such as foundries, IP vendors, and custom cell designers
    • reliability engineers looking for raw soft error rates of basic cells in their chip design
  • SoCFIT®
    • reliability engineers targeting chip reliability problems caused by radiation
    • designers who wish to analyze and mitigate propagation of soft errors and reduce the Soft Error Rate (SER) at SoC-level
  • SERTEST/SERPRO:
    • chip and system providers who want to verify the reliability of their chip
    • chip and system providers who seek expert advice to optimize the radiation related reliability of their designs

Example of IROC customers’ use cases:

Automotive: TFIT was used to harden Flip-Flops. TFIT provided analysis and suggestions for schematic and layout changes. The customer was able to achieve clean triple modular redundancy implementation and discovered a potential weakness related to angular impacts.

Aerospace: SERPRO team is working actively with the European Space Agency (ESA), recently completing a project in 16nm FinFET. Additional projects with even more advanced nodes are in the pipeline.

Medical: SERTEST team successfully analyzed and identified the root cause of a critical issue in a pacemaker application, resulting in the implementation of improved qualification and testing procedures for the customer.

HPC: Customer was able to lower their Failure in Time (FIT) Rate 7X by using SoCFIT on several, complex digital circuits including 40Mbit SRAM, 1.7M FF, 13M-Combo Gates.

Shi-Jie WEN, Distinguished Engineer, Advanced Silicon Technologist at CISCO Systems said: “Cisco benchmarked TFIT with results of tests on silicon for several designs and other tools. The correlation between the simulation results and test is impressive for this particular process node – TSMC 40nm. Cisco is committed to continue our correlation work with TFIT on the other Si technology nodes. TFIT stands as one of the best commercially available simulation tool offered to the industry for soft error simulation.”

If you would like to know more about IROC Technologies and our offerings, please do not hesitate to contact info@iroctech.com or visit www.iroctech.com.

Ref 1: https://en.wikipedia.org/wiki/Electronic_voting_in_Belgium

Ref 2: https://www.computerworld.com/article/2584471/q-a–mcnealy-defends-sun-reliability–personal-privacy-views.html

Also Read:

CEO Interview: Issam Nofal of IROC Technologies


Mirabilis Invites System Architects at DAC 2023 in San Francisco

Mirabilis Invites System Architects at DAC 2023 in San Francisco
by Daniel Payne on 07-07-2023 at 10:00 am

visualsim architect min

System architects have a difficult task of choosing the most efficient architecture by exploring alternative approaches, while tracking and testing requirements. Using a Model-Based Systems Engineering (MBSE) approach is recommended to achieve these goals,  before getting mired in low-level implementation details like RTL code. Mirabilis is an EDA vendor at DAC this year that aims at using an MBSE methodology through their VisualSim tool. I spoke with Deepak Shankar, founder of Mirabilis Design by phone this week to get a preview of what they’re doing at DAC.

The three big messages from Mirabilis this year for DAC that will interest system architects are:

1. Integration with Model Based Systems Engineering

Architects can import their existing SysML models into the VisualSim tool. The adoption of SysML started out in the Defense community and now even system-level semiconductor companies are using it. SysML can manage your code, but it cannot predict what the performance and power will be when mapping to HW like an SoC. SysML cannot tell cache contention, because there is no latency understanding. Using VisualSim with MBSE supplies the requirements data, allowing you to measure latency, see the buffer occupancy, and even track radiation requirements.

VisualSim Architect

2. Addition of RISC-V modeling environment

RISC-V is a very popular Instruction Set Architecture (ISA) that can be extended for specific domains, but how would you do power and performance comparisons between using SiFive or an ARM architecture? How about system-level benchmarks?

With Mirabilis there are pre-built models of RISC-V IP, plus you can even create your own special RISC-V architecture. For Network On Chip (NoC) you can choose from models for Arteris NoC or ARM NoC. In VisualSim Architect you can run benchmarks for RISC-V, and see what would happen if your data is stored in cache or you have to use external RAM. You can also see the performance and identify your architectural bottlenecks. This analysis allows you to evaluate RISC-V cores for use inside an SoC, or model an SoC to give to customers so they can start planning the architecture of their end products. VisualSim allows an engineer to understand pipelines and the entire system all in one platform.

3. Created a new packaging mechanism

A RISC-V core vendor could package their high-level model before product development even starts, to use it inside an SoC, then hand it off to their end customer to see how the full system works. A semiconductor vendor, tier 1 supplier and customer can all be sharing the same executable models. Denso is an example customer sharing models of their auto ECUs as a tier 1 supplier for automotive companies, and they saved 40% of development time by using VisualSim.

DAC Paper

Mirabilis has a DAC paper on system modeling and failure analysis in avionics, in conjunction with a US Defense application.

Attend this presentation on Tuesday, July 11th, from 2:24pm – 2:42pm PDT, room 2008 on Level 2, as part of the Embedded Systems and Software track.

DAC Booth

You will find Mirabilis in booth #2217, that’s on the 2nd floor at Moscone West, and in their booth will be three technical people to speak with. While other vendors tend to only show PowerPoint slides, you will instead see a live demo of the VisualSim Architect tool in action, now that’s confidence.

You may also sign up for a private discussion in their suites by requesting online here.

Summary

System design and system modeling has become much easier, is accurate, and by using system-level IP your system architects will analyze quickly and explore more thoroughly than with other methods. At this level of abstraction your team can analyze and uncover architectural bottlenecks before detailed RTL implementation starts.

Enjoy some chocolate at the booth, I’ve heard that it’s quite tasty.

Related Blogs


CEO Interview: Ashraf Takla of Mixel

CEO Interview: Ashraf Takla of Mixel
by Daniel Nenni on 07-07-2023 at 6:00 am

Ashraf Takla Mixel

Ashraf Takla is Founder and CEO of Mixel Inc., which he founded in 1998 and is headquartered in San Jose, CA. Mixel is a leading provider of mixed-signal IPs and offers a wide portfolio of high-performance mixed-signal connectivity IP solutions. Mixel’s mixed-signal portfolio includes PHYs and SerDes, such as MIPI D-PHY, MIPI M-PHY, MIPI C-PHY, LVDS, and many dual mode PHY supporting multiple standards. Before founding Mixel, Mr. Takla was Director of Mixed-Signal Design at Hitachi Micro Systems. He has over 40 years of experience in analog and mixed signal design, and holds 8 patents.

Tell us a bit about Mixel history and what lies ahead?

Mixel was founded in 1998, with one focus, to develop best of class Mixed-Signal IP. That is where our name comes from: Mixel; Mixed-Signal Excellence, so this year, we are celebrating our 25th Anniversary. Originally, we created a very wide portfolio of mixed-signal IP; PLL, SerDes, PHY’s, ADC, DAC, and Transceivers. As we grew, we focused more and more on PHYs and SerDes. In 2000, we had one of the first multi-standard SerDes in the industry, running at 4.25Gbps. When MIPI came along, we were ready to jump in since we already had an IP that supported a MDDI a standard, a predecessor to MIPI. Since then, we have had great success with our MIPI portfolio and plan to duplicate that success in adjacent segments.

There are a lot of competitors in the IP space. How is Mixel different?

We have a 25-year track record of delivering differentiated IP while consistently achieving first-time silicon success. We have a saying in Mixel; first-time success is the rule, no exceptions. For every generation and port of our IP, this has been the case.

We work closely with our customers, listen to their challenges, and address them by coming up with unique and differentiated solutions that set their products and our IPs above our competition.

Based on that, we develop proprietary implementations to address unique challenges for certain market segments. As an example, when we started addressing automotive applications over 10 years ago it became clear that testability is a key challenge. We developed and patented an implementation that uniquely addresses this challenge, which is now very widely adopted by our customers. This is a differentiated solution that only Mixel provides.

Over the last 25 years, we have developed robust design methodology that encompasses all our engineering activities. This approach enables us to create different configurations of our IP’s quickly with a high level of success. We call that methodology LegorithmicTM

Constant improvement in all we do. This is not only limited to our products, but also our engineering methodology and business practices. Our methodology and quality standards are always evolving and improving. What we consider excellent today might not be good enough tomorrow.

We have an outstanding culture that we call Mixel PRIDE: Partnership, Responsibility Integrity, Diversity and Excellence. This culture is one of the cornerstones of Mixel success.

Most importantly we treat our customers as partners, because at the end of the day it’s all about our customers’ and their customers’ success.

Who are your customers? How are your customers using your IP, what applications?

We are in the wired communication space. Most of our customers use our PHY IPs to transport data at high data rates at the lowest possible power.

We have a very wide loyal customer base, many of them are repeat customers, and have become true partners. They are all over the globe and span the whole spectrum from the largest tier-one semiconductor giants to the small innovative startups, and a whole lot between. Our IPs are widely deployed wherever the system incorporates sensors/cameras or displays, such as mobile, automotive, VR, MR, XR headsets, IoT, industrial and medical devices and platforms. You can see some of our customers on our website as well as several customer demos on Mixel’s YouTube page.

What is next for Mixel?

While we have been developing IP for automotive for 10 years, we continue to see increasing adoption in automotive. We were ISO 9001 certified in 2019 and in 2021, we achieved ISO 26262 certification with our process certified up to ASIL-D and multiple configurations of our IP certified up to ASIL-B. Automotive is a focus area for us.

While we continue to grow our MIPI portfolio, our market share, and expand our customer base, we are looking to replicate our success with MIPI in complementary standards. Many of our loyal customers are encouraging us to address more of their other PHY/SerDes requirements.

We have been selling our test chips at low volume for a while now and looking into growing that business and leveraging it as an entry to the chiplet business.

We are continually expanding the team and our global presence to address the ever-growing opportunities available to us.

What are you excited about?

Despite the recent high-tech industry challenges, the future of the semiconductor industry and the IP business is bright, particularly in the segments that Mixel is focused on.

I’m very excited about our plans to expand beyond our MIPI focus, and about growing our engineering team globally beyond our current footprint.

In 2021, we announced Mixel’s commitment to our environment, community, and employees as a part of our CSR initiatives. We want to do our part to give back. We are offsetting 100% of the carbon footprint of our global operations and have partnered with several organizations to give back to the local community. It will be exciting to build on those first steps and see that effort come to fruition.

Our customers continue to amaze us with their creativity and innovation. There are many examples. Just this year, we announced that our D-PHY IP is in Teledyne e2v’s award-winning Topaz CMOS image sensors. Our MIPI IP is in Hercules Microelectronics HME-H3 FPGA, the industry’s first FPGA to support MIPI C-PHY v2.0.

So, I’m excited about future collaboration with our customers and partners and that together, as part of the ecosystem, we are changing the world in positive ways.

Mixel will be exhibiting their latest customer demos at Design Automation Conference (booth #1414) on July 10-12, 2023, in San Francisco. Learn more here.

 Also Read:

MIPI D-PHY IP brings images on-chip for AI inference

MIPI bridging DSI-2 and CSI-2 Interfaces with an FPGA

MIPI in the Car – Transport From Sensors to Compute


AMIQ: Celebrating 20 Years in Consulting and EDA

AMIQ: Celebrating 20 Years in Consulting and EDA
by Daniel Nenni on 07-06-2023 at 10:00 am

AMIQ20

We’re getting close to the annual July Design Automation Conference (DAC) in San Francisco, and every year I like to make the rounds of the exhibitors beforehand and see what’s new. When I checked with AMIQ EDA, I found that this is a big year for them. Their parent company AMIQ just reached its 20th anniversary, and they’ll be celebrating that accomplishment at DAC this year.

I read a bit about their history and found that AMIQ was founded in 2003—20 years ago indeed—by Cristian Amitroaie, Stefan Birman, and Adrian Simionescu (Simi). I learned that the company was started to provide verification consulting services, but I was more familiar with their electronic design automation (EDA) business. I usually speak with Cristian, now CEO of AMIQ EDA, but for this topic he directed me to Stefan, CEO of AMIQ Consulting, and Simi, R&D Director at AMIQ EDA.

Why did you start AMIQ?

Stefan: There were three primary reasons:

  • To practice engineering within the semiconductor industry and help customers with high quality services and products
  • To give something back to the environment that we sprouted from and to prove it is possible to create value with local capital
  • To work with smart people who have a passion for engineering and to never work for incompetent managers again!
What were your backgrounds?

Simi: All three of us were hands-on engineers working on chip design and verification. We are engineers by education, experience and passion. We had been colleagues for three years when we decided to strike out on our own. Before that, we had our own experiences with different companies’ environments, projects and cultures. Although we shared a common vision, each of us had and still has his own qualities and imperfections, which somehow complement each other.

What are the biggest changes you’ve seen in the industry in those 20 years?

Stefan: There are many. One big change is the shrinking of the semiconductor industry in Europe, with most of it going to China, India, and the U.S. This led our European-based company to adapt quickly to solicit and support a worldwide customer base.

In terms of chip design and verification technology, we’ve been through some very interesting technology waves. We’ve seen the “e” language rising and falling, we’ve used a bit of Vera, and we’ve watched it mix with Verilog into SystemVerilog. We’ve lived through the creation and rise of various verification methodologies, from the e Reuse Methodology (eRM) to the SystemVerilog-based Universal Verification Methodology (UVM).

Have these changes affected your business?

Simi: Certainly, especially since SystemVerilog is now the most widely used of the many languages and formats we support. But perhaps the biggest evolution for us has been the semiconductor industry adopting software processes and tools: a “softwarization” of the hardware world. Some examples include:

  • Agile methodologies have replaced the old waterfall-based management
  • Continuous integration (CI) pipelines have been implemented
  • Git has replaced 80s code versioning technology
  • Engineers have adopted Python as a backbone scripting language
  • Verification, design, and project metrics are now handled by big data frameworks
  • Integrated development environments (IDEs) are now used for SystemVerilog, SystemC, the “e” language, and more

This last point is especially important because that’s what led to us expanding from consulting into EDA. Until 2004, nobody thought of using IDEs for hardware languages. We initially developed Design and Verification Tools (DVT) Eclipse IDE for internal use on consulting projects. We found it so valuable that we established AMIQ EDA in 2008 to make it available to all users. We’ve since expanded to other tools, including our Verissimo SystemVerilog Linter, which eliminates 90% of the code review burden while ensuring compliance with the UVM.

What were the top three challenges you’ve faced?

Stefan: The first challenge, which probably applies to any entrepreneur, is learning as you go. All three of us had engineering backgrounds, so everything else related to business and people we had to learn along the way. Our first employee was our accountant and CFO, Anca Nicolaescu, who is still working with us.  Everything else—programming, marketing, business development, HR, legal paperwork—was done by one or more of the three of us.

Today we have grown to 70 employees with dedicated people for each function or role required by any healthy company. The challenge is to learn as you go, while at the same time still providing value to customers, assuring the quality of products and services, interviewing people, and mentoring new employees, while also having a personal life.

Along those lines, another challenge is organic scaling. You might be surprised to find that the challenge is not to grow, but to refrain from growing. Every time a new employee joins the company it takes time to internalize the AMIQ culture, become part of the team, and start contributing value. Learning technical skills is the least important part of this process; if they were hired it means they already have the skills they need. The challenge is making the new employee part of the team, of the culture, of the vision. You need to refrain from hiring too many people at once if that risks affecting the culture in a negative way.

Stefan: Of course, new people don’t just absorb the existing company culture. They also help to evolve the culture to make possible further scaling and to adapt to changing requirements. So the third challenge is finding and growing the right people. The whole process is time-consuming and personally demanding. At AMIQ, the employees themselves do the screening and interviews, so they are empowered to select the future team members. It is a good way to foster and pass on our culture, and also an opportunity for our employees to grow.

Have you had success and has it matched your expectations?

Simi: Yes, we are successful, both objectively measurable and in more subtle and subjective ways. It is success that AMIQ people have given their best for the last 20 years and customers ask for more of our products and services. It is success that we have customers who have worked with us for the last 15 years. It is success that employees have chosen to stay with AMIQ for 16 years already. It is success that first-year college students join our internship program and most stay with us after graduation. It is success when you see people growing from fresh graduates to highly skilled professionals, taking up leading roles and growing other people in turn.

Does it match our expectations? Well, we did not start from a business plan done by a professional business consultant with hard bottom lines and hiring quotas and an exit strategy. We dreamed of doing what we knew best, growing a company around that, and getting to a financially stable place in the process. And we are there today, as we speak, with an even brighter future ahead.

I have to say that AMIQ has had quite a journey, perhaps even a heroic one, starting so small and achieving so much. Thank you very much for sharing it with us.

Stefan and Simi: Thank you, Dan, and thank you to all the employees who made AMIQ possible, the customers who entrusted us with their problems, and the families and friends who supported us in our endeavors. It was not possible without your patience and your faith in us.

Also Read:

A Hardware IDE for VS Code Fans

Using an IDE to Accelerate Hardware Language Learning

AMIQ EDA Adds Support for Visual Studio Code to DVT IDE Family


Visit with Agnisys at DAC 2023 in San Francisco July 10-12

Visit with Agnisys at DAC 2023 in San Francisco July 10-12
by Anupam Bakshi on 07-06-2023 at 6:00 am

Accellera Lunch 2023

I’d like to extend an invitation to you and your development team to visit with Agnisys in our booth, #2512, at this week’s Design Automation Conference (DAC) 2023, Monday, July 10-12.

In its 60th year, DAC is recognized as the premier event for the design and design automation of electronic chips to systems, so you can count on team Agnisys to help you solve complex front-end design, verification, and validation problems. Our certified IDesignSpec™ Solution Suite leverages a golden executable specification to capture and centralize registers, sequences, and connectivity for Intellectual Property (IP) and System-on-a-Chip (SoC) projects.

Book time, in advance, with our solutions team to learn how our intuitive user interfaces and standards-based workflows dramatically reduce risk by eliminating development errors while significantly increasing productivity and efficiency through the automatic generation of collateral (output files) for the entire product development team.

And while at our booth, don’t forget to take our Quiz. Winners of this quiz (who score 8 or higher) will receive one of the following prizes: a portable charger, a portable JBL Clip 4 mini speaker, or a JBL Go 3 portable speaker. Everyone who scores 4 or higher is eligible for our end of day drawing for a Creality Resin 3D printer.

I hope you’ll also find time to join me on Tuesday, July 11th, from 11:45AM to 1:00PM in room 3015, Moscone West, for an Accellera-sponsored luncheon and panel titled, “Tackling SoC Integration Challenges.”

With System-on-Chip (SoC) design becoming more and more widespread, the challenge of IP integration – IP created and verified with tools from different vendors – has been rapidly exacerbated. Accellera working groups are tackling these challenges by introducing new standardization initiatives such as the Security Annotation for Electronic Design Integration (SA-EDI) 1.0 Standard focused on helping IP providers identify security concerns, and the new Clock Domain Crossing (CDC) Working Group focused on creating a standard for CDC abstraction models to facilitate faster design IP integration. Agnisys has been an active and strong contributor to various Accellera working groups.

This lunch-time panel will focus on the efforts of the CDC Working Group to define a standard CDC collateral specification. The standard is aimed at easing SoC integration, enabling teams to integrate IPs verified using various CDC tools without sacrificing quality and design time. Panel members from the working group will share the key work in progress and look toward deliverables in the coming year. Attendees will have an opportunity to ask questions. If you’re interested in further details, please contact us or click on the image below to register.

If your development team needs to solve for the inevitable metastability in a
multi-clock-domain design, then you might enjoy the following article, . Agnisys provides a pushbutton solution for clock domain crossings related to register blocks that helps chip architects and engineers create an executable specification for the control and status registers (CSRs) and automatically generate outputs for software and hardware teams.

AGNISYS DEMOS AT DAC:

  • IDesignSpec GDI: Capture addressable registers / IP spec in a robust variety of formats + functional behavior of the registers + the connectivity specification for the entire chip to reduce development time by 50% / improve quality 1000X
  • IDS-Batch CLI: Command line capabilities for system development
  • IDS-Verify: Reduce your verification engineer’s workload (over 40%) by automatically generating UVM based verification environment and tests + generate assertions to automatically verify the HSI layer + create custom tests to test register related functionality
  • IDS-Validate: Generate C/C++ tests automatically for the Hardware-Software Interface layer to ensure that your product reaches the market flawlessly
  • IDS-Integrate: Construct an SoC from constituent blocks using a connectivity specification in Tcl / Python to help automate your IP-XACT based packaging flow
  • IDS-IPGen: Specify state-machines, data-path, and combinatorial logic in addition to addressable registers to auto-generate the design RTL and the UVM verification environment + generate AI based tests to ensure faster / complete code-coverage and functional coverage

BY SPECIAL REQUEST – schedule time to discuss these topics by clicking here

  • Batch processing of PSS files for generation of test files
  • Specialized editor for simultaneous multiple team member editing of PSS / SystemRDL files (generate outputs from it all in the cloud)
  • AI for automatic generation of tests for designs
  • TLM based SystemC generation
  • AMBA-5 for AXI, AHB and APB
  • Efficient creation of a top-level SoC (IP-XACT 2022)

If you won’t be going to this year’s DAC, but would like to learn more about specification automation solutions from Agnisys, we hope you’ll join us for the first in a three-part series of upcoming August webinars:

Be sure to save the date for the next topics in our webinar series:

  • Aug. 17: IP-XACT 2022 : What’s New
  • Aug. 31: Avoiding Metastability – CDC for Hardware & Software Interface

If you have any questions about correct-by-construction golden specification-based design, please contact us today!

Also Read:

Can We Auto-Generate Complete RTL, SVA, UVM Testbench, C/C++ Driver Code, and Documentation for Entire IP Blocks?

ISO 26262: Feeling Safe in Your Self-Driving Car

DAC 2021 – What’s Up with Agnisys and Spec-driven IC Development

AI for EDA for AI