IEDM Blogs – Part 2 – Memory Short Course

IEDM Blogs – Part 2 – Memory Short Course
by Scotten Jones on 12-16-2015 at 12:00 pm

Each year the Sunday before IEDM two short courses are offered. This year I attended Memory Technologies for Future Systems held on Sunday, December 6[SUP]th[/SUP]. I have been to several of these short courses over the years and they are a great way to keep up to date on the latest technology.… Read More


IEDM 2015 Blogs – Part 1 – Overview

IEDM 2015 Blogs – Part 1 – Overview
by Scotten Jones on 12-11-2015 at 7:00 am

The International Electron Devices Meeting (IEDM) is one of, if not the premier conference for semiconductor process technology. The 2015 meeting just finished up on Wednesday, December 9th.

This year’s meeting was held from Saturday, December 5[SUP]th[/SUP] through Wednesday, December 9[SUP]th[/SUP] in Washington DC.… Read More


Cost Modeling as a Decision Making Tool

Cost Modeling as a Decision Making Tool
by Scotten Jones on 07-19-2015 at 10:00 am

The use of simulation is well established in the semiconductor industry. Virtually all circuit designs are run through a Spice simulation, layouts are analyzed for timing issues and even process development employs process simulation tools. What I believe is less widely used but just as useful is cost modeling.

The semiconductor… Read More


Extending EUV Lithography

Extending EUV Lithography
by Scotten Jones on 06-12-2015 at 1:00 pm

I have previously written about SPIE day 1 and 2 so I want to wrap up my coverage with some impressions from days 3 and 4. My single biggest take away from the conference is that EUV has made tremendous progress in the last 12 months. Last year the mood of the conference was in my opinion pessimistic with respect to EUV, this year the mood… Read More


ASMC 2015 Preview

ASMC 2015 Preview
by Scotten Jones on 05-01-2015 at 7:00 am

From May 3[SUP]rd[/SUP] to May 6[SUP]th[/SUP] the 26[SUP]th[/SUP] annual Advanced Semiconductor Manufacturing Conference (ASMC) will be held in Saratoga Springs, New York.

The ASMC offers a unique view of challenges to the semiconductor industry focusing on things like defect reduction, metrology and fab operations. In… Read More


Moore’s Law is dead, long live Moore’s Law – part 5

Moore’s Law is dead, long live Moore’s Law – part 5
by Scotten Jones on 04-22-2015 at 4:00 am

In the first four installments of this series we have examined Moore’s law, described the drivers that have enabled Moore’s law and discussed the specific status and issues around DRAM and logic. In this final installment we will examine NAND Flash.… Read More


Moore’s Law is dead, long live Moore’s Law – part 4

Moore’s Law is dead, long live Moore’s Law – part 4
by Scotten Jones on 04-21-2015 at 11:00 pm

In the third installment of this series we discussed the status of DRAM scaling and Moore’s law. In this installment we will tackle logic. The focus will be on foundry logic.

Logic technology challenges
In the second installment of this series we discussed constant electric field scaling. As we mentioned in that installment at … Read More


Moore’s Law is dead, long live Moore’s Law – part 3

Moore’s Law is dead, long live Moore’s Law – part 3
by Scotten Jones on 04-19-2015 at 4:00 am

In the second installment of this series we reviewed the cost drivers that have enabled the semiconductor industry to continue to cost reduce the cost per transistor year after year. In the next three installments we will discuss the product specific issues beginning with this installment discussing DRAM.… Read More


Moore’s Law is dead, long live Moore’s Law – part 1

Moore’s Law is dead, long live Moore’s Law – part 1
by Scotten Jones on 04-15-2015 at 10:00 pm

April 19th is the fiftieth anniversary of Moore’s law! We thought it would be a good opportunity to reflect back on fifty years of Moore’s law, what it is, what it has meant to the industry, what the current status of the law is and what we may see in the future.

Moore’s law
Moore’s law is so well known that you wouldn’t think we would… Read More


Setting the Record Straight on FD-SOI Costs

Setting the Record Straight on FD-SOI Costs
by Scotten Jones on 07-20-2014 at 7:00 pm

I recently published an article on Semiwiki “Is SOI Really Less Expensive”. That article was the result of months of careful research and analysis. I looked at planar FDSOI versus bulk planar, bulk FinFETs and FinFETs on SOI at three different nodes. I took a consistent set of assumptions with respect to the fab used to run the processes,… Read More