You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
Don't use SPICE, use smart modeling with AI - https://github.com/kev-cam/sv2ghdl/blob/main/bfit/benchmarks/perf.md MC simulation of blocks will give you behavioral models that…
NA is not the determining factor for EUV lithography resolution anymore. That's why TSMC started EUV with double patterning. https://frederickchen.substack.com/p/resist-blur-the-real-resolution-limiter
In this position, you will be working in a team of enthusiastic engineers on High Speed Designs in P and R from RTL to GDSII.
You will be part of ACE Group, in the P-Core design team driving Intel’s latest CPU’s in the latest process technology.
Your responsibilities will include but not limited to:
Meet the design targets of high performance and low-power digital design.Static timing analysis.
Power Optimization: Design Convergence Experience at IP, SoC level.
Ability to work in a highly dynamic environment across geographies.
Back end design and implementation of new features.
Post silicon performance push activities.
PPA improvement and Methodology improvements
Qualifications:
You must possess a Masters Degree in Electrical or Computer Engineering with atleast 8 or more years of experience in related field or a Bachelors Degree with at least 10 years of experience.
Technical Expertise in Synthesis, Placement, CTS, Post-Route Optimization and P and R tools (CDNS and SNPS)
Preferred Qualifications: –
Familiarity with Verilog/ VHDL – Tcl, Perl, Python scripting
Don't use SPICE, use smart modeling with AI - https://github.com/kev-cam/sv2ghdl/blob/main/bfit/benchmarks/perf.md MC simulation of blocks will give you behavioral models that…
NA is not the determining factor for EUV lithography resolution anymore. That's why TSMC started EUV with double patterning. https://frederickchen.substack.com/p/resist-blur-the-real-resolution-limiter
The silent killer of analog reliability: Why SPICE misses floating net