In recent years, the semiconductor industry has experienced a breakthrough in the onset of 2.5D and 3D chiplet-based products. These products promise to extend the limits of Moore’s Law while …
ASIP Designer enables the creation of custom vector DSPs for AI Wednesday, May 22, 2024 4:00 - 6:00 pm CEST / 7:00 - 9:00 am PT Case Studies accelerating AI …
In 2021 Siemens EDA released CDC Assist. CDC Assist is an ML powered feature that empowers users to configure, debug, and close CDC on designs more rapidly. Following the success …
Manufacturing issues can be a big reason why your project timelines get derailed and even result in costly failures. By understanding common errors that occur while designing or creating your …
Continue reading "Webinar: Addressing the Challenges of PCB Design for Manufacturing"
Ever wondered how light travels within a device? This Rand Simulation webinar will be your guide to understanding and designing optical lightguides using Ansys SPEOS. We'll explain the fundamentals of …
Continue reading "Webinar: Demystifying Light: Ansys SPEOS for Optical Lightguides"
Ansys Semiconductor Manufacturing Webinar Series: Part 2 of 3. Join us on Thursday, May 23rd for an in-depth discussion on reducing defects in the semiconductor packaging process. Learn more about the …
Continue reading "Webinar: Reducing Semiconductor Packaging Defects with Ansys Tools"
Be sure to register for this high tech security webinar. You’ll learn how to identify threat scenarios quickly and why a model-based, system-oriented solution is needed to protect your hardware. …
Continue reading "Webinar: 5 New Ways to Maximize Your Hardware Security Resilience"
Synopsys' SLM PVT Monitor (process detector, voltage monitor, temperature sensor) IP can collect voltage, temperature, and process parameters from different blocks within the IC in real time. These data can …
Continue reading "Webinar: Reimagining Synopsys SLM PVT Monitoring IP for Advanced Node GAA Process"
Webinar Content Analog/mixed-signal IC design is a critical challenge for ASIC development with tight specifications and ambitious tapeout schedules that are not easy to meet. Many manual design steps from …
Thursday, May 30, 2024 | 10:00-11:00 a.m. PDT Many automotive applications require processing workloads with minimum latency and precise timing budgets. This is especially true for safety-critical applications like adaptive …
Today’s advanced node chip designs are faced with many new complexities which require more verification, more validation and more analysis. The resulting data from these added steps has also grown …
Be sure to register for this high tech security webinar. You’ll learn how to identify threat scenarios quickly and why a model-based, system-oriented solution is needed to protect your hardware. …
Continue reading "Webinar: 5 New Ways to Maximize Your Hardware Security Resilience"
