(Work email required for verified registration) During a project, subsystem and full-chip integration plays a crucial role. Integration can be particularly challenging on large SoCs with distributed teams due to …
Continue reading "Webinar: Automating the Integration Workflow with IP Centric Design"
Date: Tuesday, May 14, 2024 Venue: Hilton Dresden Location: An der Frauenkirche 5, 01067 Dresden, Germany Parking: There is parking at the hotel with a charge of €28 per day. You will receive further information in your registration confirmation email. Analog, RF, and Mixed-Signal IC Design Learn how the latest developments within Virtuoso Studio and Spectre platforms can significantly …
Continue reading "CadenceCONNECT: Tech Days Europe 2024 – Dresden"
Helping students understand the underlying physics that connects antenna performance, array implementation, and prediction of its behavior is featured in this upcoming webinar on Ansys Electronics Desktop. TIME: JUNE 18, 2024 11 AM EDT / 5 PM CEST / 8:30 PM IST Venue: Virtual Overview Electromagnetic phenomena in antennas are often at the core of …
Continue reading "Webinar: Introductory Teaching of Antenna Design with Ansys HFSS"
AI-Powered Engineering for Design, Simulation, and Manufacturing Are you ready to unlock the full potential of artificial intelligence (AI) in engineering? The ATCx AI for Engineers virtual global event brings together design, …
Electronic components design and their integration on PCBs involve complex simulations to accurately predict EM fields and forces. These simulations can be computationally intensive and time-consuming. High-performance computing (HPC) capability …
Continue reading "Webinar: Speed Up Your Electronic Component Design with HPC"
Ensuring my Design Verification is ISO26262 Compliant With the widespread of the modern automobiles, run and regulated by automotive ECUs, the need for advanced safety features has also become inevitable. …
Continue reading "DVClub India Meeting: Ensuring my Design Verification is ISO26262 Compliant"
The digital chip design flow carries with it an enormous wealth of untapped information regarding the health and status of your SoC design. The ability to efficiently mine this data …
Continue reading "Webinar: Maximize Productivity with Deep Insights into PPA Trajectories"
The Design & Verification Conference & Exhibition is the premier conference on the application of languages, tools, methodologies, and standards for the design and verification of electronic systems and integrated …
On behalf of the DVCon India 2024 steering committee, it is my pleasure to welcome you all to the 9th edition of the Design and Verification Conference in India planned …
