It appears that immersion lithography is now the plan of record for manufacturing ICs at 14nm. How is it possible to use 193nm wavelength light at 14nm? How can we provide the process window to pattern the such tight pitches? The secret lies in computational lithography. For 20nm, the two key innovations in computational lithography involve enabling double patterning with concurrent OPC, and in improving difficult-to-print layouts with localized in-situ optimization and by using an inverse lithography technique.For 14nm, says Mentor Graphics’ OPC product marketing manager Gandharv Bhatara, computational lithography offers more tools for process window enhancement with better approaches to sub-resolution assist features (SRAFs). SRAFs have been used since the 130nm node for resolution enhancement, but for 14nm, SRAF placement has evolved considerably. In a recent article, Bhatara says that SRAF placement has moved from rules-based to model-based, and describes two new model-based approaches developed in the Mentor OPC tools. One approach uses inverse lithography (ILT) to create the golden reference for a rules-based SRAF placement. This gives superior process window for critical blocks like SRAM, where the rules are relatively easy to develop. The second approach is a true model-based approach, where a model is used to determine which areas on mask would benefit most from SRAFS and also to perform the initial SRAF placement. The model-based approach is particularly useful for random logic designs, where developing rules continues to be challenging. Both methods are good, but for different design styles. Bhatara says that for 14nm, combining them into a hybrid approach provides a single, unified SRAF recipe for SRAM (rules-based) and random logic designs (model-based). So if you need the keys to 14nm computational lithography, look for advanced SRAF solutions that provide flexibility, control runtime, and leverage both rules-based and model-based approaches.You can find this and other content on foundry-based IC design and manufacturing at www.mentor.com/solutions/foundry.
Share this post via:
Guests have limited access.
Join our community today!
Join our community today!
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
Upcoming Events
Search Semiwiki
Recent Siemens EDA Articles
Reset Domain Crossing (RDC) Challenges
Electrical Rule Checking in PCB Tools
Innexis Product Suite: Driving Shift Left in IC Design and Systems Development
Relationships with IP Vendors
Handling Objections in UVM Code
Next Generation of Systems Design at Siemens
Signal Integrity Basics
Changing RISC-V Verification Requirements, Standardization, Infrastructure
New Product for In-System Test
An Illuminating Real Number Modeling Example in Functional Verification
How to Update Your FPGA Devices with Questa
The RISC-V and Open-Source Functional Verification Challenge
Prioritize Short Isolation for Faster SoC Verification
Navigating Resistance Extraction for the Unconventional Shapes of Modern IC Designs
SystemVerilog Functional Coverage for Real Datatypes
Automating Reset Domain Crossing (RDC) Verification with Advanced Data Analytics
Smarter, Faster LVS using Calibre nmLVS Recon
Siemens EDA Offers a Comprehensive Guide to PCIe® Transport Security
Calibre DesignEnhancer Improves Power Management Faster and Earlier
What are Cloud Flight Plans? Cost-effective use of cloud resources for leading-edge semiconductor design
Comments
There are no comments yet.
You must register or log in to view/post comments.