IESF Automotive EE Design Conferences

IESF Automotive EE Design Conferences
by Admin on 09-23-2020 at 12:00 am

burns 617FAAAF

The IESF 2020 conference program, now in its 20th year, will include events in Detroit, Japan, Germany, and for the first time in Portland OR. following the EVS33 electric mobility conference. IESF special themes this year will include the design and engineering of electric and autonomous vehicles!

See what’s ahead in

Read More

Automating Post-Route Verification for Multi-Gigabit Channels

Automating Post-Route Verification for Multi-Gigabit Channels
by Admin on 09-08-2020 at 10:00 am

thumbnail

Register For This Web Seminar

Online – Sep 8, 2020
10:00 AM – 11:00 AM Asia/Singapore
Online – Sep 8, 2020
2:00 PM – 3:00 PM Europe/London
Online – Sep 8, 2020
2:00 PM – 3:00 PM US/Eastern

Overview

Performing post-layout verification of multi-gigabit SerDes channels

Read More

Designing SerDes Channels for Protocol Compliance

Designing SerDes Channels for Protocol Compliance
by Admin on 08-18-2020 at 10:00 am

8 thumbnail

Register For This Web Seminar

Online – Aug 18, 2020
10:00 AM – 11:00 AM Asia/Singapore
Online – Aug 18, 2020
2:00 PM – 3:00 PM Europe/London
Online – Aug 18, 2020
2:00 PM – 3:00 PM US/Eastern

Overview

Multi-gigabit serial channels present some of the most stringent

Read More

A Hybrid Design Verification Methodology for Increased Coverage and Faster Iterations

A Hybrid Design Verification Methodology for Increased Coverage and Faster Iterations
by Admin on 07-28-2020 at 2:00 pm

7 thumbnail

Register For This Web Seminar

Online – Jul 28, 2020
2:00 PM – 3:00 PM Europe/London
Online – Jul 28, 2020
2:00 PM – 3:00 PM US/Eastern

Overview

70% of signals in today’s PCB designs require layout constraints for high-speed signaling, EMI, or safety requirements. Proper implementation

Read More

Tessent SiliconInsight ATE-Connect: Bending the bring up schedule curve in your favor

Tessent SiliconInsight ATE-Connect: Bending the bring up schedule curve in your favor
by Admin on 07-28-2020 at 8:00 am

Register For This Web Seminar

Online – Jun 16, 2020
5:00 PM – 6:00 PM US/Pacific
Online – Jul 28, 2020
8:00 AM – 9:00 AM US/Pacific

Overview

With  the number of IP blocks and complexity of designs increasing, how do you improve your TTM for debug of a test program to production?  Teradyne

Read More

Valor Process Preparation Webinar – A Single Engineering Solution

Valor Process Preparation Webinar – A Single Engineering Solution
by Admin on 07-15-2020 at 11:00 am

6 thumbnail

Register For This Web Seminar

Online – Jul 15, 2020
11:00 AM – 12:00 PM US/Pacific

Overview

Valor Process Preparation – A Single Engineering Solution for PCB Assembly and Test

Electronics manufacturers typically have a silo system in which they perform the PCB assembly process engineering. The main

Read More

Tessent DDYA – Improving the throughput of volume scan diagnosis by 10X using dynamic partitioning

Tessent DDYA – Improving the throughput of volume scan diagnosis by 10X using dynamic partitioning
by Admin on 07-14-2020 at 5:00 pm

Register For This Web Seminar

Online – Jul 14, 2020
5:00 PM – 6:00 PM US/Pacific
Online – Jul 15, 2020
8:00 AM – 9:00 AM US/Pacific

Overview

Learn how to achieve efficient utilization of hardware resources for volume scan diagnosis. This web seminar will be conducted by an expert in design-for-test

Read More

From Simulink to High-Quality RTL using High-Level Synthesis — The Design Methodology

From Simulink to High-Quality RTL using High-Level Synthesis — The Design Methodology
by Admin on 07-14-2020 at 10:00 am

Register For This Web Seminar

Online – Jul 14, 2020
10:00 AM – 11:00 AM US/Pacific

Overview

Nowadays many ASIC and FPGA design projects start with a Simulink reference model. The traditional path from an abstract floating-point Simulink model to high-quality RTL code is long and often requires multiple

Read More

How to Use Calibre for Physical Verification

How to Use Calibre for Physical Verification
by Admin on 07-08-2020 at 10:00 am

5 thumbnail

Register For This Web Seminar

Online – Jul 8, 2020
10:00 – 11:00 Asia/Singapore

Overview

Physical Verification Overview

  • Calibre Physical Verification General Introduction
  • Basic Calibre Process Flow
  • Calibre Hierarchical Processing
  • How to Run Calibre DRC
  • DRC Extension: eqDRC, Fast XOR and Antenna Checks
Read More

Active Learning for Fast, Comprehensive SPICE Verification

Active Learning for Fast, Comprehensive SPICE Verification
by Admin on 07-08-2020 at 8:00 am

Register For This Web Seminar

Online – Jul 8, 2020
8:00 AM – 9:00 AM US/Pacific
Online – Jul 8, 2020
5:00 PM – 6:00 PM US/Pacific

Overview

The scope of SPICE-level verification has increased massively with new requirements for safety critical applications, statistical timing characterization,

Read More