Studies have shown that nearly 20% of the verification cycle is spent on assertion generation, debugging, and methodology integration. This work remains largely manual today or is delegated to general-purpose LLMs that can produce incorrect assertions more than 30% of the time. Avestra attacks this problem with agentic AI … Read More
CEO Interview with Timothy Regan of IN2FAB
Timothy Regan has substantial experience in analog/ mixed signal design and its supporting EDA technologies. His career began in linear engineering at Texas Instruments.
He then worked as an applications specialist for both GE-Calma and Valid Logic Systems. After that, he spent 10 years as managing director at Design Resources… Read More
The $9.5 Billion Design IP Market: Shifting Boundaries, Arm’s Monopoly, and the RISC-V Response
While semiconductor design intellectual property (IP) is a $9.45 billion market, it acts as the absolute architectural bottleneck for the entire global semiconductor value chain. The choices made at the IP layer today dictate the cost, power, and security of a downstream technology economy rapidly marching toward a trillion… Read More
Building a Faster Path from Semiconductor Idea to Commercial Silicon
SEMI and Silicon Catalyst’s new strategic partnership addresses one of the semiconductor industry’s most persistent technical problems: transforming a promising hardware concept into a manufacturable, commercially viable product. Announced through a memorandum of understanding signed at SEMICON Taiwan 2026, the collaboration… Read More
Explosive Semiconductor Growth in 2026
The global semiconductor market in the second quarter of 2026 was $368 billion, according to WSTS. 2Q 2026 set records for growth: up 35% from 1Q 2026 and up a phenomenal 104% from 2Q 2025. The previous record growth was set in 1Q 2026: up 25% from the prior quarter and up 79% from a year earlier.
Growth continues to be driven by AI. Memory… Read More
A comeback journey: Rebuilding confidence through formal verification
When Lindu Krishna joined Axiomise after a career break, she wasn’t just relearning technical concepts – she was rebuilding her confidence, redefining what it means to be a woman engineer and quietly becoming the person who can take ownership of complex formal verification blocks. Backed by a culture where nobody sits … Read More
Avestra: Agentic AI for SystemVerilog Assertion Generation
Modern ASIC, SoC, CPU, and GPU development depends on verification processes that detect subtle functional defects before tapeout. SystemVerilog Assertions (SVA) are particularly important because they encode temporal design intent: how signals, states, and transactions must behave across clock cycles. Unlike conventional… Read More
Latest Savage on Security Webinar Focuses on Gen-AI for Chip Design and Security
Key Takeaways from the webinar:
Multi-agent intelligent assistant systems of the future will be architected to automate and augment SoC design and security verification and redefining semiconductor innovation, reshaping design, verification and security for the next generation of trusted silicon.
The ESD Alliance is delighted… Read More
Podcast EP361: An Overview of the AI Infra Summit with Ed Nelson
Daniel is joined by Ed Nelson, Strategy Director and Co-Founder of AI Infra Summit. He co-leads the production team and specializes in product strategy and management, keynote speaker acquisition and VIP network development. Ed started the summit in 2018 and has spent nearly ten years as part of the team building AI Infra Summit… Read More
Tuple Technologies at DAC 2026
At #DAC2026 I met with Vamshi Kothur at Tuple Technologies to see how their cloud infrastructure products help IC design teams get their chip designs to market more quickly without the overhead of big IT and CAD teams. Tuple was founded in 2017 and has grown to about 45 people, headquartered in New Jersey. The challenge of using complex… Read More


ASML and TSMC’s 12-Inch Photomask Initiative: Technical Significance