Banner Electrical Verification The invisible bottleneck in IC design updated 1
WP_Term Object
(
    [term_id] => 178
    [name] => IP
    [slug] => ip
    [term_group] => 0
    [term_taxonomy_id] => 178
    [taxonomy] => category
    [description] => Semiconductor Intellectual Property
    [parent] => 0
    [count] => 1925
    [filter] => raw
    [cat_ID] => 178
    [category_count] => 1925
    [category_description] => Semiconductor Intellectual Property
    [cat_name] => IP
    [category_nicename] => ip
    [category_parent] => 0
    [is_post] => 
)

Coming Up Next: ARM IoT ASICs!

Coming Up Next: ARM IoT ASICs!
by Daniel Nenni on 07-25-2016 at 12:00 pm

The History of ASICs is well documented in our book “Fabless: The Transformation of the Semiconductor Industry” which illustrates the earliest forms of design start driven collaboration. The history of ARM is well documented in our book “Mobile Unleashed” which illustrates an entire company culture based on design start driven… Read More


Why did Softbank pay so much for ARM? Because it’s worth it

Why did Softbank pay so much for ARM? Because it’s worth it
by Gus Richard on 07-24-2016 at 7:00 am

Softbank’s acquisition of ARM Holdings was not only unexpected, but also the valuation was astonishingly high. Softbank is acquiring ARM for $32.2B or 23x CY15 revenue and 46x CY16 earnings. This was a 46% premium to the prior day’s closing price before the announcement of the acquisition. The questions to ask are: Why is Softbank… Read More


Not-so-ulterior motive leads SoftBank to ARM

Not-so-ulterior motive leads SoftBank to ARM
by Don Dingee on 07-19-2016 at 4:00 pm

This week’s £24.3B offer for ARM Holdings plc from SoftBank has been widely viewed as Brexit reflexit. It did firm up in the preceding two weeks, but this acquisition offer has been years in the making – and if it sticks, one SoftBank motive many analysts and editors are missing comes front and center.… Read More


IC and System Design for Mobile and Wearable Devices!

IC and System Design for Mobile and Wearable Devices!
by Daniel Nenni on 07-16-2016 at 7:00 am

The Linley Mobile and Wearable Conference is coming up so let’s take a look at what is in store for us. Bernard Murphy, Tom Simon, and I will be covering the event live for SemiWiki and we will also be doing a book giveaway/signing for our new “Prototypical” book (compliments of S2C Inc.) during the networking event on Tuesday evening.… Read More


Webinar alert – Hybrid prototyping for ARMv8

Webinar alert – Hybrid prototyping for ARMv8
by Don Dingee on 07-15-2016 at 4:00 pm

All the talk about ARM server SoCs has been focused on who will come up with the breakthrough chip design. Watching trends like OPNFV develop suggests the big breakthrough is more likely to come on the ARMv8 software side. How do you quickly validate ARMv8 software when you don’t have the exact ARMv8 SoC target?… Read More


CEVA Launch CDNN2, Embedded Ready Neural Network

CEVA Launch CDNN2, Embedded Ready Neural Network
by Eric Esteve on 07-13-2016 at 12:00 pm

Convolutional Neural Network (CNN) recognition algorithm is generating very high interest in the semi industry. At first, because CNN provides best recognition quality when compared with alternative recognition algorithms. CEVA Deep Neural Network (CDNN) software framework, implemented with CEVA-XM4 imaging & vision… Read More


RISC-V opens for business with SiFive Freedom

RISC-V opens for business with SiFive Freedom
by Don Dingee on 07-11-2016 at 4:00 pm

When we talk about open source, free usually comes in the context of “freedom”, not as in “free beer”, and open IP often serves as a base layer of value add for commercialization. The creators of the RISC-V instruction set, now working at startup SiFive, have released specifications for their aptly-named Freedom processor IP cores… Read More


How to Bring Coherency to the World of Cache Memory

How to Bring Coherency to the World of Cache Memory
by Tom Simon on 07-11-2016 at 12:00 pm

As the size and complexity of System On Chip design has rapidly expanded in recent years, the need to use cache memory to improve throughput and reduce power has increased as well. Originally, cache memory was used to prevent what was then a single processor from making expensive off chip access for program or data memory. With the… Read More


Artificial Intelligence is Everything!

Artificial Intelligence is Everything!
by Daniel Nenni on 07-08-2016 at 7:00 am

My first brush with AI was a LISP class for my undergraduate degree. LISP, originated from MIT in 1958, was the language of choice for AI research and spawned a new class of computer hardware called LISP Machines in the 1980s. My first personal experience with AI was the HAL 9000 system from the 2001 Stanley Kubrik movie Space Odyssey.… Read More


STT-MRAM – Coming soon to an SoC near you

STT-MRAM – Coming soon to an SoC near you
by Tom Dillinger on 07-05-2016 at 4:00 pm

An increasing percentage of SoC die area is being allocated to memory arrays, as applications require more data/instruction storage and boot firmware. Indeed, foundries invest considerable R&D resources into optimizing their array technology IP offerings, often with more aggressive device features than used for other… Read More