You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today!
WP_Term Object
(
[term_id] => 157
[name] => EDA
[slug] => eda
[term_group] => 0
[term_taxonomy_id] => 157
[taxonomy] => category
[description] => Electronic Design Automation
[parent] => 0
[count] => 4353
[filter] => raw
[cat_ID] => 157
[category_count] => 4353
[category_description] => Electronic Design Automation
[cat_name] => EDA
[category_nicename] => eda
[category_parent] => 0
[is_post] =>
)
Partitioning Panelby Paul McLellan on 06-06-2012 at 4:53 pmCategories: EDA, Events
I moderated a panel on partitioning today and I have to say that I learned some things. The panelists were Jonathan DeMent from IBM, Santosh Santosh from NVIDIA and Hao Nham of eSilicon. Considering the different types of designs being done their approach to partitioning and the reasons for doing so were very similar.
When you first… Read More
Wednesday morning I attended a panel discussion with: ARM, IBM, Cadence, GLOBALFOUNDRIES and Samsung.
The panelists all sang the same song of collaboration between EDA, IP and Foundry to enable 28nm, 20nm and even 14nm.… Read More
Today at DAC Belle Wei received the Marie Pistilli Award, presented to her by Patrick Groeneveld the DAC chair (and flowers from DAC via Chi-Foon Chan, now co-ceo of Synopsys). She was then interviewed by Daya Nadamuni.
Her father was a military general in China and in 1949 in the revolution her family fled to Taiwan where she was born.… Read More
I arrived to a sunny San Francisco this afternoon, checked into my hotel then visited Moscone Center to pick up my Independent Media credentials. On the walk over I passed by Yerba Buena Gardens.… Read More
There are two main approaches to building a substructure on which to do software development and architectural analysis before a chip is ready: virtual platforms and FPGA prototyping.
Virtual platforms have the advantage that they are fairly quick to produce and can be created a long time before RTL design for the various blocks… Read More
On Wednesday there is a User Track Poster Session that examines the design impact of process variation in GLOBALFOUNDRIES 28nm technology. For those of you who are wondering what process variation looks like at 20nm take this 28nm example and multiply it by one hundred (slight exaggeration, maybe).
Variation effects have a significant… Read More
Spyglass by Atrentaby Paul McLellan on 06-03-2012 at 4:27 pmCategories: EDA
I’ve been helping get booths set up at DAC in Moscone for the last couple of days. Atrenta’s booth shows their new branding that I talked about last week. Now you can see what they are doing in this picture of their booth. As I sort of guessed they are leading with the Spyglass name. The booth says everywhere “Spyglass… Read More
I blogged several times over the last few weeks about places in San Francisco other than DAC at the Moscone Center. Since they are now spread all over the site it is not so easy to find them. So here they are again all in one place.
Places to eat and drink near the Moscone center
Interesting San Francisco bars
Where to get the best coffee… Read More
Bill Deegan has produced a new version of his iPhone DAC app for this years conference. You can download it for free from the Apple App Store here. It is basically a mobile version of the DAC conference brochure with schedules for the various events (which it can add to your calendar if you decide you are interested) and the floorplan… Read More
This evening at Silicon Valley Bank was the first of what is planned to be a series about EDA startups. Apparently the seed of the idea was planted by Dan Nenni with Jim Hogan and Steve Pollock and the EDAC Emerging Companies committee ran with it.… Read More
The Quantum Threat: Why Industrial Control Systems Must Be Ready and How PQShield Is Leading the Defense