image ad mdx hip webinar automating integration workflow 800x100 (1)
WP_Term Object
(
    [term_id] => 157
    [name] => EDA
    [slug] => eda
    [term_group] => 0
    [term_taxonomy_id] => 157
    [taxonomy] => category
    [description] => Electronic Design Automation
    [parent] => 0
    [count] => 3925
    [filter] => raw
    [cat_ID] => 157
    [category_count] => 3925
    [category_description] => Electronic Design Automation
    [cat_name] => EDA
    [category_nicename] => eda
    [category_parent] => 0
    [is_post] => 
)

Critical Area Analysis and Memory Redundancy

Critical Area Analysis and Memory Redundancy
by SStalnaker on 10-08-2010 at 8:08 pm

Simon Favre, one of our Calibre Technical Marketing Engineers, presented a paper on Critical Area Analysis and Memory Redundancy at the 2010 IEEE North Atlantic Test Workshop in Hopewell Junction, NY, just up the road from Fishkill. As Simon says…

Fishkill, New York. IBM is in Fishkill. IBM invented Critical Area Analysis in what,… Read More


Semiconductor Realization!

Semiconductor Realization!
by Daniel Nenni on 09-20-2010 at 1:15 pm

Insanity is doing the same thing over and over again and expecting different results (Albert Einstein). Given that statement, according to John Bruggeman (Cadence CMO and EDA360 Chief Anarchist) the semiconductor industry is INSANE!

This year the EDA Tech Forum and the Global Semiconductor Alliance Expo were not only on the … Read More


GlobalFoundries Exposed, Part II!

GlobalFoundries Exposed, Part II!
by Daniel Nenni on 09-12-2010 at 10:02 pm

EDA CEO panels are usually rather dull but this one definitely held my interest. It was standing room only and I was surrounded by familiar faces from not only EDA and IP company executives, but also representatives from the top semiconductor companies around the world! The theme of course was collaboration, promoting the GFI “IDM-Like”… Read More


Atrenta Semiconductor Design in 3D!

Atrenta Semiconductor Design in 3D!
by Daniel Nenni on 06-27-2010 at 7:04 pm

My vote for most compelling technology at #47DAC is 3D technology. No, I don’t mean Hollywood-style 3D, I’m talking about vertical stacked-die system on chip design. This design approach basically means putting different parts of the system on different silicon substrates, so you can use the right technology for each part, and… Read More


Personal Message to Carl Icahn RE: MENT

Personal Message to Carl Icahn RE: MENT
by Daniel Nenni on 06-16-2010 at 6:06 pm

According to an amended 13S filing, you now own 7.9% of Mentor Graphics, up from 6.86% disclosed on May 27th. Just what are you thinking!?!?!? Clearly you are a smart guy and you pretty much invented the game of corporate raidership, but EDA? Mentor Graphics? EDA does not need you, Mentor Graphics does not need you, I do not need you … Read More


Synopsys Acquires Virage Logic!

Synopsys Acquires Virage Logic!
by Daniel Nenni on 06-10-2010 at 6:16 pm

Overshadowing the acquisition of Denali by Cadence, Synopsys, the #2 semiconductor IP provider acquires Virage Logic, the #3 IP provider. Virage brings the #1 embedded SRAM, #1 BIST, #1 Logic Libraries, #1 DDR, #1 NVM, the ARC CPU cores and audio/video interface technology, and all the AMS IP from the NXP acquisition.

Under theRead More


TSMC Unveils First Ever AMS Reference Flow!

TSMC Unveils First Ever AMS Reference Flow!
by Daniel Nenni on 06-08-2010 at 9:17 pm

As a quick follow-up to my blog TSMC Extends Open Innovation Platform, TSMC today announced the Analog/Mixed Signal Reference Flow 1.0., another key collaborative component of TSMC’s Open Innovation Platform™.

The TSMC AMS Design Flow 1.0’s design package is integrated seamlessly on top of the 28nm interoperable process design… Read More


TSMC Extends Open Innovation Platform

TSMC Extends Open Innovation Platform
by Daniel Nenni on 06-07-2010 at 9:24 pm

TSMC today extended one of the most effective semiconductor design enablement initiatives the semiconductor world has ever seen, the Open Innovation Platform (OIP). Morris Chang coined the term “OIP” himself in 2008, but the effort itself is 10+ years old with a collective cost > .5B$. My other blogs on topic include: TSMC Read More


TSMC versus GlobalFoundries: Semiconductor Design Enablement!

TSMC versus GlobalFoundries: Semiconductor Design Enablement!
by Daniel Nenni on 06-01-2010 at 9:00 pm


As mentioned in previous blogs, design enablement is a key enabler to fabless semiconductor design and manufacture, without question. The purpose of this blog (in 500 words) is to compare and contrast two very different design enablement strategies and engage the semiconductor community in a meaningful discussion.

The GlobalFoundry… Read More


TSMC OIP vs CDNS OIP Analysis

TSMC OIP vs CDNS OIP Analysis
by Daniel Nenni on 05-28-2010 at 9:04 pm

Launched in April 2008, the TSMC OIP initiative is a collaborative strategy aimed at breaking down the barriers of semiconductor design enablement in order to reduce waste and increase the profitability of the industry as a whole.

The TSMC Open Innovation Platform promotes timeliness-driven innovation amongst the semiconductorRead More