DVCon Banner 2020 SemiWiki
WP_Term Object
(
    [term_id] => 157
    [name] => EDA
    [slug] => eda
    [term_group] => 0
    [term_taxonomy_id] => 157
    [taxonomy] => category
    [description] => Electronic Design Automation
    [parent] => 0
    [count] => 3037
    [filter] => raw
    [cat_ID] => 157
    [category_count] => 3037
    [category_description] => Electronic Design Automation
    [cat_name] => EDA
    [category_nicename] => eda
    [category_parent] => 0
    [is_post] => 
)

Synopsys Acquires Virage Logic!

Synopsys Acquires Virage Logic!
by Daniel Nenni on 06-10-2010 at 6:16 pm

Overshadowing the acquisition of Denali by Cadence, Synopsys, the #2 semiconductor IP provider acquires Virage Logic, the #3 IP provider. Virage brings the #1 embedded SRAM, #1 BIST, #1 Logic Libraries, #1 DDR, #1 NVM, the ARC CPU cores and audio/video interface technology, and all the AMS IP from the NXP acquisition.

Under theRead More


TSMC Unveils First Ever AMS Reference Flow!

TSMC Unveils First Ever AMS Reference Flow!
by Daniel Nenni on 06-08-2010 at 9:17 pm

As a quick follow-up to my blog TSMC Extends Open Innovation Platform, TSMC today announced the Analog/Mixed Signal Reference Flow 1.0., another key collaborative component of TSMC’s Open Innovation Platform™.

The TSMC AMS Design Flow 1.0’s design package is integrated seamlessly on top of the 28nm interoperable process design… Read More


TSMC Extends Open Innovation Platform

TSMC Extends Open Innovation Platform
by Daniel Nenni on 06-07-2010 at 9:24 pm

TSMC today extended one of the most effective semiconductor design enablement initiatives the semiconductor world has ever seen, the Open Innovation Platform (OIP). Morris Chang coined the term “OIP” himself in 2008, but the effort itself is 10+ years old with a collective cost > .5B$. My other blogs on topic include: TSMC Read More


TSMC versus GlobalFoundries: Semiconductor Design Enablement!

TSMC versus GlobalFoundries: Semiconductor Design Enablement!
by Daniel Nenni on 06-01-2010 at 9:00 pm


As mentioned in previous blogs, design enablement is a key enabler to fabless semiconductor design and manufacture, without question. The purpose of this blog (in 500 words) is to compare and contrast two very different design enablement strategies and engage the semiconductor community in a meaningful discussion.

The GlobalFoundry… Read More


TSMC OIP vs CDNS OIP Analysis

TSMC OIP vs CDNS OIP Analysis
by Daniel Nenni on 05-28-2010 at 9:04 pm

Launched in April 2008, the TSMC OIP initiative is a collaborative strategy aimed at breaking down the barriers of semiconductor design enablement in order to reduce waste and increase the profitability of the industry as a whole.

The TSMC Open Innovation Platform promotes timeliness-driven innovation amongst the semiconductorRead More


Cadence EDA360 Redux!

Cadence EDA360 Redux!
by Daniel Nenni on 05-09-2010 at 9:02 pm

“Cadence Design Systems, Inc. (NASDAQ: CDNS), the global leader in EDA360………”

Of course, why wouldn’t Cadence be the global leader in something they just made up? As a follow-up to my yawningly successful blog Cadence EDA360 Manifesto:

One of the problems I have with EDA360 is the fear, uncertainty, and doubt (FUD) it attempts … Read More


Cadence EDA360 Manifesto

Cadence EDA360 Manifesto
by Daniel Nenni on 05-02-2010 at 8:54 pm

EDA360 is said to be a blueprint or high-level vision for the EDA industry and not a Cadence specific document, based on the challenges that customers are experiencing. What EDA36o really is, is a manifesto, a public declaration of intentions, opinions, objectives, or motives, issued by a specific organization. The question … Read More


Moore’s (Empirical Observation) Law!

Moore’s (Empirical Observation) Law!
by Daniel Nenni on 04-18-2010 at 10:49 pm

“What would you like your legacy to the world to be? Anything but Moore’s Law!”
Gordon Moore, May 2008.

Moore slightly altered the formulation of the law over time, bolstering the perceived accuracy of Moore’s law in retrospect. Most notably, in 1975, Moore altered his projection to a doubling every two years. Despite popular misconception,… Read More


Redefining the Semiconductor Foundry Model: Abu Dhabi versus Taiwan

Redefining the Semiconductor Foundry Model: Abu Dhabi versus Taiwan
by Daniel Nenni on 04-11-2010 at 2:53 pm

It was a pleasure to see the GlobalFoundries (GFI) corporate pitch at the Mentor Graphics U2U Conference last week. Wally Rhines is a tough act to follow but Mojy Chian, Senior Vice President of Design Enablement at GlobalFoundries, presented a compelling argument for a refined foundry business model. The GFI people were also … Read More


Moore’s Law and 28nm Yield

Moore’s Law and 28nm Yield
by Daniel Nenni on 01-24-2010 at 10:44 pm

This blog is a follow-up to my second most viewed page Moore’s Law and 40nm Yield, with a strong recommendation of how to design for yield at the advanced nodes (32/28/22nm) with Verify High-Sigma design technology.

Case in point: Circuit blocks such as complex standard cells or memory bit cells are repeated thousands or even millions… Read More