You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
Traditional hardware CDR/PLL loops—whether linear, binary (Bang-Bang), or DSP-driven (e.g., Gardner or Mueller-Müller)—are fundamentally reactive. They operate within the well-known…
Don't use SPICE, use smart modeling with AI - https://github.com/kev-cam/sv2ghdl/blob/main/bfit/benchmarks/perf.md MC simulation of blocks will give you behavioral models that…
NA is not the determining factor for EUV lithography resolution anymore. That's why TSMC started EUV with double patterning. https://frederickchen.substack.com/p/resist-blur-the-real-resolution-limiter
We have multiple open positions in our verification team and we’re looking for individuals with either a strong Verification or strong microarchitecture background interested in working in the verification of a RISC-V design for an advanced technology node. Areas of focus are the vector instructions, the RISC-V base ISA, the RISC-V privileged ISA, cache coherency protocols, inter-processor communication protocols and full SoC verification.
Requirements
– Industrial experience 2+ years
– Bachelor’s, Master’s or PhD degree in computer science
– SystemVerilog or C++
– UVM or formal verification experience
Traditional hardware CDR/PLL loops—whether linear, binary (Bang-Bang), or DSP-driven (e.g., Gardner or Mueller-Müller)—are fundamentally reactive. They operate within the well-known…
Rethinking Phase Jitter: An Algorithmic Approach to Signal Integrity