The IEEE International Electron Devices Meeting is in my opinion the leading technology conference to understand the current state-of-the-art in semiconductor process technology. Held each year in early December in San Francisco it is a must attend conference for anyone following technology development. The following is… Read More
Tensilica DNA 100 Brings the AI Inference Solution for Level 2 ADAS ECUs and Level 4 Autonomous Driving
I recently wrote about Tensilica’s HiFi DSPs which played a significant role at Cadence’s Automotive Design Summit which was held on the Cadence San Jose campus at the end of July. That article focused on infotainment while briefly touching on Advanced Driver-Assistance Systems (ADAS). ADAS is NOT synonymous with autopilot.… Read More
WEBNAR: How ASIC/SoC Rapid Prototyping Solutions Can Help You!
If you are considering an FPGA prototype for an ASIC or SoC as part of your verification strategy, which more and more chip designers today are doing to enhance verification coverage of complex designs, please take advantage of this webinar replay:
How ASIC/SoC Prototyping Solutions Can Help You!
Or to get a quick quote from S2C … Read More
Speeding up Circuit Simulation using a GPU Approach
The old adage that “Time is Money” certainly rings true in the semiconductor world where IC designers are being challenged with getting their new designs to market quickly, and correctly in the first spin of silicon. Circuit designers work at the transistor-level, and circuit simulation is one of the most time-consuming… Read More
Webinar: Using Embedded FPGA to Improve Machine Learning SOCs
By its very definition, machine learning (ML) hardware requires flexibility. In turn, each ML application has its own fine grain requirements. Specific hardware implementations that include specialized processing elements are often desirable for machine learning chips. At the top of the priority list is parallel processing.… Read More
Low Power Design – Art vs. Science
I have heard many times before that low power and mixed-signal design is more Art than Science. I believe this is a misconception. Science is a field that builds upon previous experiences and discoveries. Art primarily seeks out creative differences, things we have not seen before that evoke emotion. The most successful designers… Read More
Semicon West 2019 – Day 4 – Soitec
Last year at Semicon I sat down with Soitec and got an update on the company. You can read my write up from last year here. A key point last year was Soitec was continuing to be profitable and grow after several years of financial struggles.
On Thursday, July 11th I got to sit down with Soitec’s CEO, Paul Boudre and get an update on… Read More
Digging Deeper in Hardware/Software Security
When it comes to security we’re all outraged at the manifest incompetence of whoever was most recently hacked, leaking personal account details for tens of millions of clients and everyone firmly believes that “they” ought to do better. Yet as a society there’s little evidence beyond our clickbait Pavlovian responses that we’re… Read More
Webinar: Designing Complex SoCs and Dealing with Multiple File Formats
In SoC design it’s all about managing complexity through modeling, and the models that make up IC designs come in a wide range of file formats like:
- Transistor-level , SPICE
- Interconnect parasitics, SPEF
- Gate and RTL, Verilog, VHDL
Even with standard file formats, designers still have to traverse the hierarchy to find out… Read More
Webinar – Fabless: The Transformation of the Semiconductor Industry 2019 Update!
As more than 343 people (and counting) know, we will be releasing the 2019 updated PDF version of our first book “Fabless: The Transformation of the Semiconductor Industry” via handout at a live webinar. The response has been overwhelming and I want to personally thank you. The webinar will be a brief overview of the book with a question… Read More
Flynn Was Right: How a 2003 Warning Foretold Today’s Architectural Pivot