Ceva webinar AI Arch SEMI 800X100 250625
WP_Term Object
(
    [term_id] => 157
    [name] => EDA
    [slug] => eda
    [term_group] => 0
    [term_taxonomy_id] => 157
    [taxonomy] => category
    [description] => Electronic Design Automation
    [parent] => 0
    [count] => 4174
    [filter] => raw
    [cat_ID] => 157
    [category_count] => 4174
    [category_description] => Electronic Design Automation
    [cat_name] => EDA
    [category_nicename] => eda
    [category_parent] => 0
    [is_post] => 
)
EDA

Electronic Design Automation

Posted on

No Semiconductor Design Cloud Strategy? Really?

No Semiconductor Design Cloud Strategy? Really?
by Andrea Casotto on 03-14-2012 at 6:00 pm
Categories: EDA


I ask my customers about their cloud strategy and they all tell me “none”. The main reason is a red herring: “The legal department will never allow our IP outside our walls”.

Security issues on the cloud are largely solved, as proven by the fact that banks have no problem using external clouds. Behind the curtain, the real reason for… Read More

Posted on

Timing Closure for ECOs in your SOC Design

Timing Closure for ECOs in your SOC Design
by Daniel Payne on 03-14-2012 at 1:07 pm
Categories: EDA, Synopsys

I decided to attend a webinar today hosted by Synopsys, “Streamline Your PrimeTime ECO Flow For Fastest Setup, Hold and Timing DRC Closure.” The format was to present slides first then hold for questions until the end. Enough time was spent on questions which made this webinar different than most other webinars I’ve… Read More

Posted on

CDNLive: the Keynotes

CDNLive: the Keynotes
by Paul McLellan on 03-13-2012 at 2:24 pm
Categories: Cadence, EDA

There were three keynotes at CDNLive this morning, and one theme ran through them: collaboration. In fact there was one specific instance of collaboration that all three people mentioned. Taping out an ARM Cortex-A15 in TSMC 20nm technology using a Cadence tool flow.

Lip-Bu, Cadence’s CEO, went first. He had some numbers… Read More

Posted on

More Growth in EDA

More Growth in EDA
by Daniel Payne on 03-12-2012 at 6:53 pm
Categories: Cliosoft, EDA

I love to read good news about growth in EDA especially when our industry has seen single-digit growth for several years now. What I read on March 8th from ClioSoft stated a 53% increase in bookings for 2011, now that’s what I call growth.

ClioSoft provides Hardware Configuration Management (HCM) software to EDA users typically… Read More

Posted on

Virtual Prototype your SoC including FlexNoC

Virtual Prototype your SoC including FlexNoC
by Eric Esteve on 03-12-2012 at 1:10 pm
Categories: Arteris, EDA, IP

Designing larger than ever SoC, integrating multiple ARM’s Cortex-A15 and Cortex-A9 microprocessor cores as well as complexes IP functions like HDMI controller, DDR3 Memory controller, Ethernet, SATA or PCI Express controller are pushing designers to search for better price, performance and area tradeoffs and the SoC interconnect… Read More

Posted on

My Design Automation and Test in Europe Conference Agenda (DATE 2012)

My Design Automation and Test in Europe Conference Agenda (DATE 2012)
by Daniel Nenni on 03-11-2012 at 7:00 pm
Categories: EDA, Events


As this blog is being posted I’m on my way to Dresden for the 2012 Design Automation and Test Conference. DATE used to bounce between Munich and Paris, I have attended many times but not in the past couple of years. No excuse really, just busy with other things. DATE 2012 Highlights in Dresden include E-Mobility and More-than-Moore… Read More

Posted on

Power Issues for Chip and Board: webinar

Power Issues for Chip and Board: webinar
by Paul McLellan on 03-10-2012 at 4:24 pm
Categories: Ansys, Inc., EDA

Last month Brian Bailey at EDN moderated an interesting webinar about power issues. Unusually, it combined two different domains: doing things by modeling and actually taking measurements off real chips and boards. The two participants were Arvind Shanmugavel from the Apache subsidiary of Ansys, and Randy White from Tektronix.… Read More

Posted on

Common Platform Technology Forum: Peering into the Future

Common Platform Technology Forum: Peering into the Future
by Paul McLellan on 03-10-2012 at 9:00 am
Categories: Cadence, EDA, Foundries, GlobalFoundries, Siemens EDA, Synopsys

Next Wednesday is the Common Platform Technology Forum. “Common Platform” is a name that only a committee could have come up with, giving no clue as to what it actually is. As you probably know, there are various process clubs sharing the costs of technology development (TD) and one of them consists of IBM, Samsung and… Read More

Posted on

Formale Verifikation in München

Formale Verifikation in München
by Paul McLellan on 03-08-2012 at 9:00 am
Categories: EDA

With DATE next week in Dresden, all eyes turn to Germany. Not to be left out, Jasper has a seminar on formal verification coming up on March 19th in the Kempinski Hotel at Munich airport. Unlike most “airport” hotels the Kempinski is indeed right in the heart of the airport. And for those of us who like a good German beer,… Read More

Posted on

CDNLive: two days of all things Cadence

CDNLive: two days of all things Cadence
by Paul McLellan on 03-07-2012 at 4:17 pm
Categories: Cadence, EDA

Next Tuesday and Wednesday, March 13-14th, is CDNLive in Silicon Valley at the DoubleTree Hotel (which I see we are now meant to call DoubleTree by Hilton, although I still have to think twice not to call it the Red Lion, the group whose CFO at one point was Ray Bingham who was CFO and then CEO of Cadence. Trivia fact for the day).

CDNlive… Read More