100X800 Banner (1)
WP_Term Object
(
    [term_id] => 157
    [name] => EDA
    [slug] => eda
    [term_group] => 0
    [term_taxonomy_id] => 157
    [taxonomy] => category
    [description] => Electronic Design Automation
    [parent] => 0
    [count] => 4364
    [filter] => raw
    [cat_ID] => 157
    [category_count] => 4364
    [category_description] => Electronic Design Automation
    [cat_name] => EDA
    [category_nicename] => eda
    [category_parent] => 0
    [is_post] => 
)
EDA

Electronic Design Automation

Posted on

Using HLS to Turbocharge Verification

Using HLS to Turbocharge Verification
by Paul McLellan on 10-16-2013 at 8:23 am
Categories: EDA

One of the benefits of using high-level synthesis is obviously the ease of writing some algorithms in SystemC since it is at a higher level than RTL (that’s why we call it high-level synthesis!). But a second benefit is at the verification level. Since a lot of the verification gets done at the SystemC level, less needs to be done at … Read More

Posted on

Assertions verifying blocks to systems at Broadcom

Assertions verifying blocks to systems at Broadcom
by Don Dingee on 10-15-2013 at 6:00 pm
Categories: EDA, Siemens EDA

Speaking from experience, it is very difficult to get an OEM customer to talk about how they actually use standards and vendor products. A new white paper co-authored by Broadcom lends insight into how a variety of technologies combine in a flow from IP block simulation verification with assertions to complete SoC emulation with… Read More

Posted on

An ASIC Design Flow at LSI

An ASIC Design Flow at LSI
by Daniel Payne on 10-15-2013 at 1:11 pm
Categories: EDA, Synopsys

Harish Aepalais part of the Design Closure Methodology group at LSIand he recently talked about his ASIC handoff experience in a webinar. Harish works with logic and physical synthesis, timing constraints, RTL analysis and formal verification.

One challenge with ASIC handoff has been getting through design closure with the… Read More

Posted on

Layout-based ESD Checking Methodology at Nvidia

Layout-based ESD Checking Methodology at Nvidia
by Daniel Payne on 10-14-2013 at 12:43 pm
Categories: Ansys, Inc., EDA

The company Nvidiais synonymous with designing all things video and GPU, so I watched Ting Ku, director of engineering at an archived webinar today talk about: Comprehensive Layout-based ESD Check Methodology with Fast Full-chip Static and Macro-level Dynamic Solutions.… Read More

Posted on

Device Noise Analysis of Switched-Capacitor Circuits Webinar

Device Noise Analysis of Switched-Capacitor Circuits Webinar
by Daniel Nenni on 10-13-2013 at 9:00 pm
Categories: EDA


Switched-capacitor (SC) circuits are ubiquitous in CMOS mixed-signal ICs. Thermal noise, introduced by MOS switches and active amplifier circuitry, is the major performance limiter in these circuits. This webinar reviews analysis techniques to accurately analyze the noise performance of switched-capacitor circuits … Read More

Posted on

Mentor Graphics Continues To Perform Well

Mentor Graphics Continues To Perform Well
by Ashraf Eassa on 10-13-2013 at 2:00 pm
Categories: EDA, Siemens EDA

The EDA tool space has been booming in this new “mobile era” of computing. As the world transitions to system-on-chip design methodologies, and as more teams are developing even more products for an ever-broadening set of end markets, the demand for ever more sophisticated design tools has only continued to skyrocket.… Read More

Posted on

Driving Innovation in Image Sensors and High Speed AMS Design!

Driving Innovation in Image Sensors and High Speed AMS Design!
by Daniel Nenni on 10-13-2013 at 7:00 am
Categories: EDA, Tanner EDA


This is a live Silicon Valley event and yes there is such a thing as a free lunch. This is the first in a series of live SemiWiki collaborative events. I strongly believe that, especially in the age of social media, real world experience is key to the collaboration required to be successful in modern day semiconductor design. This is… Read More

Posted on

A Brief History of Tangent Systems

A Brief History of Tangent Systems
by Daniel Nenni on 10-12-2013 at 3:30 pm
Categories: EDA

In the spring of 1984, Mark Flomenhoft, Ph.D., approached Aki Fujimura, Randy Smith, and Steve Teig, to join him in developing a business plan to create a new EDA place and route (P&R) company. The three young software engineers all worked at Trilogy Systems Corporation where Mark was a director in the design automation department.… Read More

Posted on

What Can Accelerate 3D Semiconductor Manufacturing?

What Can Accelerate 3D Semiconductor Manufacturing?
by Pawan Fangaria on 10-12-2013 at 9:30 am
Categories: Coventor, EDA

In the beginning of this decade there was a lot of buzz around 3D chip manufacturing. Many EDA tools were developed to facilitate semiconductor designs in 3D space. Naturally, we are moving to the edge on 2D without much room to further squeeze transistors and interconnect. However, lately I haven’t heard much about 3D products.… Read More

Posted on

Mobile-Ready EDA and Semi IP Web Sites

Mobile-Ready EDA and Semi IP Web Sites
by Daniel Payne on 10-11-2013 at 7:12 pm
Categories: EDA, General, IP

images?q=tbn:ANd9GcTDJsfnqTKzzfAVaUi2zjF5gvc 6daoganHmJjsILyaBWMw5qtn

18 months ago I blogged about how the mobile revolution that we enjoy today is really enabled by EDA software and IP in the hands of SoC designers, yet very few EDA and Semi IP companies had mobile-ready web sites. In that past 18 months we’ve witnessed only a handful of companies migrate to mobile-friendly web sites, the most… Read More