Mike Gianfagna, a fellow SemiWiki blogger and a one-time colleague at Atrenta shared a useful piece of marketing advice. If your company is not the biggest fish in the pond and you want to appear more significant, team up with other companies to put on an event, say a webinar. Pick your partners so that you can jointly offer a larger,… Read More
RISC-V has been trending ever since it landed on SemiWiki in 2016. Even more so now that Arm is in flux with the Nvidia acquisition. Verification is a fast growing EDA challenge with the number of verification engineers steadily outpacing design, so this webinar is a best case scenario for SemiWiki traffic, absolutely.
Two things… Read More
These days the verification process starts right when the design process begins, and it keeps going well past the end of the design phase. Simulation is used extensively at every stage of design and can go a long way to help validate a design. However, for many types of designs, especially those that process complex data streams, … Read More
Before starting your next FPGA Prototyping Project you should catch the next SemiWiki webinar – “Six Automated Steps to Design Partitioning for Multi-FPGA Prototyping Boards”, in partnership with Aldec.
A significant portion of my 30+ years in the EDA industry has revolved around design verification with some form of FPGA … Read More
Finite state machines (FSMs) are widely adopted as part of reactive systems to capture their dynamic behaviors using a limited number of modes or states that usually change according to the applied circumstances. Some terminologies are frequently used to describe the FSM characteristics: state, transition, condition and … Read More
Functional verification is a very effort intensive and heuristic process which aims at confirming that system functionalities are meeting the given specifications. While pushing cycle-time improvement on the back-end part of this process is closely tied to the compute-box selection (CPU speed, memory capacity, parallelism… Read More
In a post-silicon bringup, it is customary to bring the design into a known state prior to applying further testing sequences. This is achieved through a Power-on-Reset (POR) or similar reset strategy which translates to initializing all the storage elements to a known state.
During design implementation, varying degrees of… Read More
Clock Domain Crossing (CDC) is a common occurrence in a multiple clock design. In the FPGA space, the number of interacting asynchronous clock domains has increased dramatically. It is normal to have not hundreds, but over a thousand clock domains interactions. Let’s assess why CDC is a lingering issue, what its impact and the … Read More
Whether you’re right out of college, starting on your first design, a burn-and-churn designer thinking there must be a better way or an ASIC designer wanting to do a little prototyping, this webinar may be for you. It’s a fast start on using the Aldec Riviera-PRO platform for verification setup, run and debug, and more. There are … Read More
It constantly amazes me at how much FGPA companies like Xilinx have done to bring ARM-based CPUs into a programmable SoC along with FPGA glue logic. Xilinx offers the Zynq 7000 and Zynq UltraScale+ SoCs to systems designers as a way to quickly get their ideas into the marketplace. A side effect of all this programability and flexibility… Read More
Array
(
[0] => tribe-events-list-widget-5
[1] => search-2
[2] => xfrp_widget-2
[3] => better_recent_comments-2
)
WP_Term Object
(
[term_id] => 199
[name] => aldec
[slug] => aldec
[term_group] => 0
[term_taxonomy_id] => 199
[taxonomy] => post_tag
[description] =>
[parent] => 0
[count] => 86
[filter] => raw
[is_post] =>
)
Tribe\Events\Views\V2\Widgets\Widget_List Instance: 5Array
(
[title] => Upcoming Events
[limit] => 5
[no_upcoming_events] =>
[featured_events_only] =>
[jsonld_enable] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] => 1
[tribe_is_list_widget] =>
)
Array
(
[title] => Upcoming Events
[limit] => 5
[no_upcoming_events] =>
[featured_events_only] =>
[jsonld_enable] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] => 1
[tribe_is_list_widget] =>
)
WP_Widget_Search Instance: 2Array
(
[display_widget_title] => on
[title] => Search Semiwiki
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] => 1
[rw_opt_exclude] => Array
(
)
)
Array
(
[display_widget_title] => on
[title] => Search Semiwiki
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] => 1
[rw_opt_exclude] => Array
(
)
)
XF2_Latest_Posts_Widget Instance: 2Array
(
[title] => Recent Forum Threads
[title_url] =>
[ignore_sticky] => 0
[exclude_current] => 0
[limit] => 10
[offset] => 0
[order] =>
[orderby] => ID
[post_type] => Array
(
[0] => post
)
[post_status] =>
[cat] => Array
(
)
[tag] => Array
(
)
[taxonomy] =>
[excerpt] =>
[length] => 0
[date] =>
[date_relative] =>
[date_modified] =>
[readmore] =>
[readmore_text] =>
[comment_count] =>
[thumb] =>
[thumb_height] => 0
[thumb_width] => 0
[thumb_default] =>
[thumb_align] =>
[styles_default] =>
[cssID] =>
[css_class] =>
[css] =>
[before] =>
[after] =>
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[sluglist] => ["jobs-dashboard"]
[rw_opt_exclude] => Array
(
[pageid_274493] => 1
)
)
Array
(
[title] => Recent Forum Threads
[title_url] =>
[ignore_sticky] => 0
[exclude_current] => 0
[limit] => 10
[offset] => 0
[order] =>
[orderby] => ID
[post_type] => Array
(
[0] => post
)
[post_status] =>
[cat] => Array
(
)
[tag] => Array
(
)
[taxonomy] =>
[excerpt] =>
[length] => 0
[date] =>
[date_relative] =>
[date_modified] =>
[readmore] =>
[readmore_text] =>
[comment_count] =>
[thumb] =>
[thumb_height] => 0
[thumb_width] => 0
[thumb_default] =>
[thumb_align] =>
[styles_default] =>
[cssID] =>
[css_class] =>
[css] =>
[before] =>
[after] =>
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[sluglist] => ["jobs-dashboard"]
[rw_opt_exclude] => Array
(
[pageid_274493] => 1
)
)
Array
a
Array
(
[title] => Recent Forum Threads
[title_url] =>
[ignore_sticky] => 0
[exclude_current] => 0
[limit] => 10
[offset] => 0
[order] =>
[orderby] => ID
[post_type] => Array
(
[0] => post
)
[post_status] =>
[cat] => Array
(
)
[tag] => Array
(
)
[taxonomy] =>
[excerpt] =>
[length] => 0
[date] =>
[date_relative] =>
[date_modified] =>
[readmore] =>
[readmore_text] =>
[comment_count] =>
[thumb] =>
[thumb_height] => 0
[thumb_width] => 0
[thumb_default] =>
[thumb_align] =>
[styles_default] =>
[cssID] =>
[css_class] =>
[css] =>
[before] =>
[after] =>
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[sluglist] => ["jobs-dashboard"]
[rw_opt_exclude] => Array
(
[pageid_274493] => 1
)
[node_name] => aldec
[node_id] => Array
(
[0] => 2
)
)
XF\Mvc\Entity\ArrayCollection Object
(
[entities:protected] => Array
(
[409] => XF\Entity\Node Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 48
[rootClass:protected] => XF\Entity\Node
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[node_id] => 409
[title] => Aldec
[description] =>
[node_name] =>
[node_type_id] => Forum
[parent_node_id] => 355
[display_order] => 25
[display_in_list] => 1
[lft] => 25
[rgt] => 26
[depth] => 2
[style_id] => 0
[effective_style_id] => 4
[breadcrumb_data] => {"385":{"node_id":385,"title":"Companies","depth":0,"lft":13,"node_name":null,"node_type_id":"LinkForum"},"355":{"node_id":355,"title":"Company Forums","depth":1,"lft":14,"node_name":null,"node_type_id":"Category"}}
[navigation_id] =>
[effective_navigation_id] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
)
[populated:protected] => 1
)
XF\Mvc\Entity\ArrayCollection Object
(
[entities:protected] => Array
(
[13500] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 49
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 13500
[node_id] => 409
[title] => Riviera-PRO™: OSVVM 2020.08 inclusion, enhanced language support, and new debugging features aim to boost productivity
[reply_count] => 0
[view_count] => 124
[user_id] => 25277
[username] => AmandaK
[post_date] => 1609882931
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 44964
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1609882931
[last_post_id] => 44964
[last_post_user_id] => 25277
[last_post_username] => AmandaK
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[13499] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 50
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 13499
[node_id] => 409
[title] => SemiWiki: Aldec Adds Simulation Acceleration for Microchip FPGAs
[reply_count] => 0
[view_count] => 43
[user_id] => 25277
[username] => AmandaK
[post_date] => 1609882916
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 44963
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1609882916
[last_post_id] => 44963
[last_post_user_id] => 25277
[last_post_username] => AmandaK
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[13226] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 51
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 13226
[node_id] => 409
[title] => Aldec Introduces Hardware Assisted RTL Simulation Acceleration for Microchip FPGA Designs
[reply_count] => 0
[view_count] => 738
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1603983079
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 44377
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1603983079
[last_post_id] => 44377
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[13225] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 52
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 13225
[node_id] => 409
[title] => Aldec’s TySOM Family of Embedded System Development Solutions Now Supports Xilinx PYNQ (Python Productivity for Zynq)
[reply_count] => 0
[view_count] => 224
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1603291802
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 44376
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1603291802
[last_post_id] => 44376
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[13224] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 53
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 13224
[node_id] => 409
[title] => Aldec’s TySOM Embedded Development Kits are Now Qualified for AWS IoT Greengrass
[reply_count] => 0
[view_count] => 224
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1596638931
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 44375
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1596638931
[last_post_id] => 44375
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[13223] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 54
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 13223
[node_id] => 409
[title] => Aldec Provides Static Verification for RISC-V Designs with the latest release of ALINT-PRO
[reply_count] => 0
[view_count] => 222
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1595429263
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 44374
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1595429263
[last_post_id] => 44374
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[13222] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 55
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 13222
[node_id] => 409
[title] => Aldec @ DAC 2020: Presenting RISC-V Verification Methodologies and Solutions
[reply_count] => 0
[view_count] => 237
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1594824390
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 44373
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1594824390
[last_post_id] => 44373
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12767] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 56
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12767
[node_id] => 409
[title] => Aldec Adds Customizable Tool Qualification Data Package to ALINT-PRO™ for DO-254 Projects
[reply_count] => 0
[view_count] => 1540
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1593531782
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 43363
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1593531782
[last_post_id] => 43363
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12766] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 57
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12766
[node_id] => 409
[title] => New to Riviera-PRO™: VHDL-2019 Support and a Versatile UVM Registers Window
[reply_count] => 0
[view_count] => 632
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1593013248
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 43362
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1593013248
[last_post_id] => 43362
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12768] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 58
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12768
[node_id] => 409
[title] => Faster FPGA verification
[reply_count] => 0
[view_count] => 620
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1592840665
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 43364
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1592840665
[last_post_id] => 43364
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12688] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 59
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12688
[node_id] => 409
[title] => Webinar Replay – Insight into Creating a Common Testbench
[reply_count] => 0
[view_count] => 1019
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1592672339
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 43225
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1592672339
[last_post_id] => 43225
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12687] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 60
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12687
[node_id] => 409
[title] => How To Implement A Real-time Human Detection Application at the Edge Using Zynq UltraScale+ MPSoC Device
[reply_count] => 0
[view_count] => 733
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1592672298
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 43224
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1592672298
[last_post_id] => 43224
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12686] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 61
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12686
[node_id] => 409
[title] => How to Verify Complex RISC-V–based Designs
[reply_count] => 0
[view_count] => 709
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1592672186
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 43223
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1592672186
[last_post_id] => 43223
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12562] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 62
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12562
[node_id] => 409
[title] => Aldec’s New HES FPGA Accelerator Board Targets HPC, HFT and Prototyping Applications plus Hits the ‘Price/Performance’ Sweet Spot
[reply_count] => 0
[view_count] => 1225
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1589207854
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 42955
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1589207854
[last_post_id] => 42955
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12519] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 63
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12519
[node_id] => 409
[title] => Complete Traceability Between System and Hardware Lifecycle Data
[reply_count] => 0
[view_count] => 1148
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1587426352
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 42858
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1587426352
[last_post_id] => 42858
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12487] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 64
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12487
[node_id] => 409
[title] => InterMotion Technology boosts IP verification productivity for Lattice Semiconductor’s CrossLink FPGA family using Aldec’s Active-HDL
[reply_count] => 0
[view_count] => 1166
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1585660705
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 42796
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1585660705
[last_post_id] => 42796
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12419] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 65
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12419
[node_id] => 409
[title] => Aldec to Present at Certification Together International Conference
[reply_count] => 0
[view_count] => 1263
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1583546076
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 42667
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1583546076
[last_post_id] => 42667
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12418] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 66
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12418
[node_id] => 409
[title] => Aldec and Codasip at Embedded World: Showcasing an Integrated UVM Simulation Environment for Verifying Custom Instructions with RISC-V Cores
[reply_count] => 0
[view_count] => 883
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1583546025
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 42666
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1583546025
[last_post_id] => 42666
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12331] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 67
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12331
[node_id] => 409
[title] => Cobham Gaisler successfully verifies its first RISC-V processor, NOEL-V, using Aldec’s Riviera-PRO for HDL Simulation
[reply_count] => 0
[view_count] => 1297
[user_id] => 25277
[username] => AmandaK
[post_date] => 1581521207
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 42554
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1581521207
[last_post_id] => 42554
[last_post_user_id] => 25277
[last_post_username] => AmandaK
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12287] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 68
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12287
[node_id] => 409
[title] => Aldec Enhances Riviera-PRO’s VHDL and UVVM Support
[reply_count] => 0
[view_count] => 1363
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1579691986
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] => discussion
[first_post_id] => 42492
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1579691986
[last_post_id] => 42492
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
[vote_score] => 0
[vote_count] => 0
[type_data] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_whenSaveable:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
)
[populated:protected] => 1
)
Barn2\Plugin\Better_Recent_Comments\Widget Instance: 2Array
(
[title] => Recent Article Comments
[number] => 8
[avatar] =>
[date] => 1
[comment] => 1
[link] => 1
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[rw_opt_exclude] => Array
(
[pageid_274493] => 1
)
)
Array
(
[title] => Recent Article Comments
[number] => 8
[avatar] =>
[date] => 1
[comment] => 1
[link] => 1
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[rw_opt_exclude] => Array
(
[pageid_274493] => 1
)
)
Array
(
[0] => rpwe_widget-9
[1] => gtranslate-3
[2] => media_image-7
[3] => media_image-8
[4] => media_image-4
[5] => media_image-12
[6] => media_image-13
[7] => media_image-9
)
WP_Term Object
(
[term_id] => 199
[name] => aldec
[slug] => aldec
[term_group] => 0
[term_taxonomy_id] => 199
[taxonomy] => post_tag
[description] =>
[parent] => 0
[count] => 86
[filter] => raw
[is_post] =>
)
Recent_Posts_Widget_Extended Instance: 9Array
(
[title] => Trending Now
[title_url] =>
[ignore_sticky] => 1
[exclude_current] => 1
[limit] => 5
[offset] => 10
[order] => DESC
[orderby] => date
[post_type] => Array
(
[0] => post
)
[post_status] => publish
[cat] => Array
(
)
[tag] => Array
(
)
[taxonomy] =>
[excerpt] =>
[length] => 10
[date] =>
[date_relative] =>
[date_modified] =>
[readmore] =>
[readmore_text] => Read More
[comment_count] =>
[thumb] =>
[thumb_height] => 55
[thumb_width] => 55
[thumb_default] =>
[thumb_align] => rpwe-alignleft
[styles_default] => 1
[cssID] =>
[css_class] =>
[css] => .rpwe-block ul{
list-style: none !important;
margin-left: 0 !important;
padding-left: 0 !important;
}
.rpwe-block li{
border-bottom: 1px solid #eee;
margin-bottom: 10px;
padding-bottom: 10px;
list-style-type: none;
}
.rpwe-block a{
display: inline !important;
text-decoration: none;
}
.rpwe-block h3{
background: none !important;
clear: none;
margin-bottom: 0 !important;
margin-top: 0 !important;
font-weight: 400;
font-size: 12px !important;
line-height: 1.5em;
}
.rpwe-thumb{
border: 1px solid #eee !important;
box-shadow: none !important;
margin: 2px 10px 2px 0;
padding: 3px !important;
}
.rpwe-summary{
font-size: 12px;
}
.rpwe-time{
color: #bbb;
font-size: 11px;
}
.rpwe-comment{
color: #bbb;
font-size: 11px;
padding-left: 5px;
}
.rpwe-alignleft{
display: inline;
float: left;
}
.rpwe-alignright{
display: inline;
float: right;
}
.rpwe-aligncenter{
display: block;
margin-left: auto;
margin-right: auto;
}
.rpwe-clearfix:before,
.rpwe-clearfix:after{
content: "";
display: table !important;
}
.rpwe-clearfix:after{
clear: both;
}
.rpwe-clearfix{
zoom: 1;
}
[before] =>
[after] =>
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] =>
)
GTranslateWidget Instance: 3Array
(
[title] => Google Translate
[rw_opt] => Array
(
[pageid_281769] => 1
[pageid_281772] => 1
[widget_select] => 1
)
[display_widget_mobile] =>
)
WP_Widget_Media_Image Instance: 7Array
(
[display_widget_title] => on
[attachment_id] => 293739
[url] => https://semiwiki.com/wp-content/uploads/2020/12/Webinar-1.png
[title] =>
[size] => full
[width] => 1080
[height] => 1080
[caption] =>
[alt] => Webinar 1
[link_type] => custom
[link_url] => https://attendee.gotowebinar.com/recording/3090448321163146755
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] => 1
[image_title] =>
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_276304] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
)
Array
(
[display_widget_title] => on
[attachment_id] => 293739
[url] => https://semiwiki.com/wp-content/uploads/2020/12/Webinar-1.png
[title] =>
[size] => full
[width] => 1080
[height] => 1080
[caption] =>
[alt] => Webinar 1
[link_type] => custom
[link_url] => https://attendee.gotowebinar.com/recording/3090448321163146755
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] => 1
[image_title] =>
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_276304] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
)
WP_Widget_Media_Image Instance: 8Array
(
[display_widget_title] => on
[attachment_id] => 293740
[url] => https://semiwiki.com/wp-content/uploads/2020/12/Kudelski-banner_semiwiki-300x300.png
[title] =>
[size] => medium
[width] => 400
[height] => 400
[caption] =>
[alt] => Kudelski banner semiwiki
[link_type] => custom
[link_url] => https://www.veriests.com/landing_pages/veriest_kudelski_collaboration/?utm_source=Semiwiki&utm_medium=Referral&utm_campaign=Veriest_Kudelski_collaboration
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] =>
[image_title] =>
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
)
Array
(
[display_widget_title] => on
[attachment_id] => 293740
[url] => https://semiwiki.com/wp-content/uploads/2020/12/Kudelski-banner_semiwiki-300x300.png
[title] =>
[size] => medium
[width] => 400
[height] => 400
[caption] =>
[alt] => Kudelski banner semiwiki
[link_type] => custom
[link_url] => https://www.veriests.com/landing_pages/veriest_kudelski_collaboration/?utm_source=Semiwiki&utm_medium=Referral&utm_campaign=Veriest_Kudelski_collaboration
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] =>
[image_title] =>
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
)
WP_Widget_Media_Image Instance: 4Array
(
[display_widget_title] => on
[attachment_id] => 294251
[url] => https://semiwiki.com/wp-content/uploads/2020/12/Rescale-SemiWiki-Webinar.png
[title] =>
[size] => full
[width] => 400
[height] => 400
[caption] =>
[alt] => Rescale SemiWiki Webinar
[link_type] => custom
[link_url] => https://about.rescale.com/AcceleratingSemiconductorDesign-reg.html
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] => 1
[image_title] =>
[rw_opt] => Array
(
[widget_select] => 1
[pageid_196276] => 1
[category_12] => 1
[category_7] => 1
[category_94] => 1
[pageid_276304] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] => 1
)
Array
(
[display_widget_title] => on
[attachment_id] => 294251
[url] => https://semiwiki.com/wp-content/uploads/2020/12/Rescale-SemiWiki-Webinar.png
[title] =>
[size] => full
[width] => 400
[height] => 400
[caption] =>
[alt] => Rescale SemiWiki Webinar
[link_type] => custom
[link_url] => https://about.rescale.com/AcceleratingSemiconductorDesign-reg.html
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] => 1
[image_title] =>
[rw_opt] => Array
(
[widget_select] => 1
[pageid_196276] => 1
[category_12] => 1
[category_7] => 1
[category_94] => 1
[pageid_276304] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] => 1
)
WP_Widget_Media_Image Instance: 12Array
(
[display_widget_title] => on
[size] => full
[width] => 400
[height] => 400
[caption] =>
[alt] => Ceva SensPro2 Banner SemiWiki 400x400 210111
[link_type] => custom
[link_url] => https://www.ceva-dsp.com/product/ceva-senspro/
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] =>
[image_title] =>
[attachment_id] => 294676
[url] => https://semiwiki.com/wp-content/uploads/2021/01/Ceva_SensPro2_Banner_SemiWiki_400x400_210111.jpg
[title] =>
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] => 1
)
Array
(
[display_widget_title] => on
[size] => full
[width] => 400
[height] => 400
[caption] =>
[alt] => Ceva SensPro2 Banner SemiWiki 400x400 210111
[link_type] => custom
[link_url] => https://www.ceva-dsp.com/product/ceva-senspro/
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] =>
[image_title] =>
[attachment_id] => 294676
[url] => https://semiwiki.com/wp-content/uploads/2021/01/Ceva_SensPro2_Banner_SemiWiki_400x400_210111.jpg
[title] =>
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] => 1
)
WP_Widget_Media_Image Instance: 13Array
(
[display_widget_title] => on
[size] => full
[width] => 400
[height] => 400
[caption] =>
[alt] => 15638 Semiwiki Xcelium 400x400 V3
[link_type] => custom
[link_url] => https://www.cadence.com/en_US/home/tools/system-design-and-verification/simulation-and-testbench-verification/xcelium-simulator.html?CMP=SVG_ADBan_SW_Xcelium_Jan_2021REF
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] =>
[image_title] =>
[attachment_id] => 294527
[url] => https://semiwiki.com/wp-content/uploads/2021/01/15638_Semiwiki_Xcelium_400x400_V3.png
[title] =>
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
)
Array
(
[display_widget_title] => on
[size] => full
[width] => 400
[height] => 400
[caption] =>
[alt] => 15638 Semiwiki Xcelium 400x400 V3
[link_type] => custom
[link_url] => https://www.cadence.com/en_US/home/tools/system-design-and-verification/simulation-and-testbench-verification/xcelium-simulator.html?CMP=SVG_ADBan_SW_Xcelium_Jan_2021REF
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] =>
[image_title] =>
[attachment_id] => 294527
[url] => https://semiwiki.com/wp-content/uploads/2021/01/15638_Semiwiki_Xcelium_400x400_V3.png
[title] =>
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
)
WP_Widget_Media_Image Instance: 9Array
(
[display_widget_title] => on
[size] => full
[width] => 400
[height] => 400
[caption] =>
[alt] => DAC 2021 DIET 400x400 r2
[link_type] => custom
[link_url] => https://www.dac.com/
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] =>
[image_title] =>
[attachment_id] => 294539
[url] => https://semiwiki.com/wp-content/uploads/2021/01/DAC_2021_DIET_400x400_r2.jpg
[title] =>
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
)
Array
(
[display_widget_title] => on
[size] => full
[width] => 400
[height] => 400
[caption] =>
[alt] => DAC 2021 DIET 400x400 r2
[link_type] => custom
[link_url] => https://www.dac.com/
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] =>
[image_title] =>
[attachment_id] => 294539
[url] => https://semiwiki.com/wp-content/uploads/2021/01/DAC_2021_DIET_400x400_r2.jpg
[title] =>
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
)
2020 was a Mess for Intel