Staff Hardware Design Engineer (F/M)
Website ArterisIP
What You’ll Do as a Staff Hardware Design Engineer at Arteris
The role involves designing and developing advanced hardware components for ARTERIS IP products, ensuring their quality and timely delivery. As a senior engineer, you will be a key technical contributor in the development of highly configurable network-on-chip (NoC) solutions. You will work independently on complex problems and help guide technical best practices within the team.
Key Responsibilities
- Design and develop complex hardware blocks for configurable IPs, including advanced RTL coding and performance optimization.
- Actively participate in defining architecture specifications for NoC components and propose improvements.
- Develop sophisticated verification environments and define functional coverage strategies.
- Solve complex technical problems and provide technical support to other team members.
- Collaborate closely with hardware, software, and verification teams to ensure cohesive component integration.
- Contribute to the evolution of the team’s design and verification methodologies.
- Actively participate in technical discussions with customers and the application engineering team.
- Document complex designs and mentor less experienced engineers on technical aspects.
What You Bring
- 8 to 12 years of experience in SoC/IP/NoC design
- Strong expertise in coherent and non-coherent communication protocols (AMBA, AXI, ACE, PCIe, CXL, CHI, or others)
- Excellent understanding of CPU architectures (ARM/RISC-V), cache systems, and memory coherence
- Deep experience with SoC/IP design flow (specification, architecture, RTL coding, verification, synthesis, DFT, timing and power constraints)
- Excellent complex problem-solving, communication, and team collaboration skills
- Advanced proficiency in Verilog/SystemVerilog and simulation/synthesis tools (Cadence/Synopsys/Mentor)
- Strong experience with SystemC, C++, Python, and scripting languages
- Ability to work independently and propose innovative solutions
- Fluent English (written and spoken)
Education Requirements
- Education: Master’s degree (or equivalent) in electrical engineering, computer science, or related field
Estimated Base Salary
230 000 PLN to 270 000 PLN annually. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
Apply for job
To view the job application please visit www.arteris.com.



Solving the EDA tool fragmentation crisis