SNPS1368137272 ee solutions semiwiki ad 800x100 px

Design & Verification Engineer_SMTS – SISW-MG

Design & Verification Engineer_SMTS – SISW-MG
by Admin on 03-16-2020 at 10:50 pm

Website Siemens EDA

Roles & Responsibilities:

  • Development of verification environments for emulation on standard protocol
  • Suggest and prototype various verifications flows using Veloce
  • Integration and qualification of various supported solutions like Questa, zero-in, codelink (Mentor Graphics provided solutions)
  • Integration and qualification of various vertical solutions available with us e.g. various internal IP cores, hardware solutions with developed design
  • B.Tech/M.Tech from a reputed institute
  • Having more than 3 years+ of Design and Verification
Skills required 
  • Protocol / Practical experience on any of the following protocol is necessary – o AMBA, o USB, o HDMI
  • Experience in IP and SOC level verification using SV/UVM
  • Added advantage if person knows c/c++/system c
  • Knowledge of verification methodologies like UVM, OVM, TLM, Assertion, Coverage, co-simulation, co-verification
  • Good communication skills as person needs to work with external interfaces
  • FPGA synthesis knowledge and emulation experience is high positive
  • Good scripting and automation knowledge is  big plus for the role

Organization: Digital Industries

Company: Mentor Graphics (India) Private Limited

Experience Level: Experienced Professional

Job Type: Full-time

Apply for job

To view the job application please visit

Share this post via: