Synopsys Fusion Compiler offers advanced optimizations to achieve the best PPA (power, performance, area) on today’s high-performance cores and interconnect designs. However, advanced transformation techniques available in synthesis such as retiming, multi-bit registers, advanced datapath optimizations, etc. are of little value if they cannot be verified through Formal Equivalence Verification (FEV). FEV setup must be rapid and provide out-of-the-box results to avoid becoming a bottleneck on advanced designs.
In this Synopsys webinar, Intel will share how it achieved the best QoR (Quality of Results) with an aggressive frequency target (3-4GHz). Using advanced optimization techniques, such as ungrouping and sequential optimizations, resulted in faster FEV convergence with a significant reduction in verification runtime as opposed to the long setup and runtimes designers face with traditional methods.
Attendees will walk away with an understanding of how Synopsys Formality Equivalence Checking captures the design transformation/optimizations in Formality Guide Files (SVF) for rapid setup of the verification environment to avoid multiple iterative runs. In addition, ML-driven adaptive distributed verification techniques will be highlighted, which help to partition the design and run solvers in parallel to further accelerate verification runtime and out-of-the-box results.
Register Here
Speakers
Listed below are the industry leaders scheduled to speak:
Avinash Palepu
Product Marketing Manager, Sr. Staff
Synopsys
Avinash Palepu is the Product Marketing Manager for Formality and Formality ECO products at Synopsys. Starting with Intel as a Design Engineer, he has held various design, AE management, and product marketing roles in the semiconductor design and EDA industries.
Avinash holds a master’s degree in EE from Arizona State University and a bachelor’s degree from Osmania University.
Sidharth Ranjan Panda
Engineering Manager
Intel Corporation
Sidharth Ranjan Panda has 10 years of experience in the VLSI industry. He is responsible for execution and signoff convergence activities for formal equivalence verification, low-power verification, and functional ECO closure for all SoC/IP programs in the NEX BU at Intel. He is a major contributor to the development of verification tools, flows, and methodologies at Intel. Sidharth holds a master’s degree in EE from the Birla Institute of Technology and Science, Pilani.
Register Here
Fusion Compiler features a unique RTL-to-GDSII architecture that enables customers to reimagine what is possible from their designs and take the fast path to achieving maximum differentiation. It delivers superior levels of power, performance and area out-of-the-box, along with industry-best turnaround time.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As an S&P 500 company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and offers the industry’s broadest portfolio of application security testing tools and services. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing more secure, high-quality code, Synopsys has the solutions needed to deliver innovative products. Learn more at www.synopsys.com.
Also read:
An EDA AI Master Class by Synopsys CEO Aart de Geus
WEBINAR: Design and Verify State-of-the-Art RFICs using Synopsys / Ansys Custom Design Flow
DSP IP for High Performance Sensor Fusion on an Embedded Budget
Comments
There are no comments yet.
You must register or log in to view/post comments.