Cloud computing is going through a significant overhaul and continues to grow globally with increasing presence of hyperscale cloud providers for big data, high-performance computing (HPC), and analytics. In-house data centers are increasingly going off-premise, resulting in the co-location of data centers that manage… Read More
October 19-21, 2021
Virtual Experience
What is the ERI Summit & MTO Symposium?
The DARPA Microsystems Technology Office (MTO) Electronics Resurgence Initiative (ERI) is a response to several technical and economic trends in the microelectronics sector. Among these trends, the rapid increase in the cost and complexity
…
Read More
On Sep 20th, Synopsys announced an expansion of its DesignWare® ARC® Processor IP portfolio with new 128-bit ARC VPX2 and 256-bit ARC VPX3 DSP Processors targeting low-power embedded SoCs. In 2019, the company had launched a 512-bit ARC VPX5 DSP processor for high-performance signal processing SoCs. Due to the length, format… Read More
In this webinar, Synopsys and Arm describe how their recent collaboration helps maximize system performance and shorten Arm-based SoC design cycles. Learn how to minimize HPC/data center SoC design risk and ensure end-to-end IP integration, using available Arm reference designs and interoperability reports. Find out how… Read More
The adoption of 3DIC architectures, while not new, is enjoying a surge in popularity as product developers look to their inherent advantages in performance, cost, and the ability to combine heterogeneous technologies and nodes into a single package. As designers struggle to find ways to scale with complexity and density limitations… Read More
August 30 – 31, 2021
A Virtual Experience
This 2-day virtual event is led by Professor Mohammed Ismail and Professor Mohammad Alhawari from the WINCAS Center of Excellence at Wayne State University. This event will be composed of lecture and lab sessions where analog design engineers will learn about the design,
…
Read More
Designing an ASIC is little bit like trying to hit the bullseye, in the dark. I’ve spent several decades in the ASIC business I can tell you this is what it’s like from first-hand experience. When the design team sets out to build a custom chip to make their product better, faster, more robust, etc. (pick the words you like), there is … Read More
