BannerforSemiWiki 800x100 (2)
WP_Term Object
(
    [term_id] => 178
    [name] => IP
    [slug] => ip
    [term_group] => 0
    [term_taxonomy_id] => 178
    [taxonomy] => category
    [description] => Semiconductor Intellectual Property
    [parent] => 0
    [count] => 1916
    [filter] => raw
    [cat_ID] => 178
    [category_count] => 1916
    [category_description] => Semiconductor Intellectual Property
    [cat_name] => IP
    [category_nicename] => ip
    [category_parent] => 0
    [is_post] => 
)
IP

Semiconductor Intellectual Property

Podcast EP81: The Future of Neural Processing with Quadric’s Steve Roddy

Podcast EP81: The Future of Neural Processing with Quadric’s Steve Roddy
by Daniel Nenni on 05-20-2022 at 10:00 am
Categories: IP, Quadric

Dan is joined by Steve Roddy, chief marketing officer of Quadric, a leading processor technology intellectual property (IP) licensor. Roddy brings more than 30 years of marketing and product management expertise across the machine learning (ML), neural network processor (NPU), microprocessor, digital signal processor

… Read More
Posted on

Webinar – 112 Gbps PAM4 Implementation with Real-World Case Studies

Webinar – 112 Gbps PAM4 Implementation with Real-World Case Studies
by Mike Gianfagna on 05-18-2022 at 10:00 am
Categories: Alphawave Semi, Events, IP, Samtec, Semiconductor Services

Webinar – 112 Gbps PAM4 Implementation with Real World Case Studies

Are 112G PAM4 channels in one of your current or future designs? If you’re focusing on advanced products, the answer is likely YES. Design of these channels is quite challenging. Silicon design, SerDes, PCB traces, and interconnect all need to be balanced to achieve success. As they say, getting there is half the fun. An upcoming… Read More

Posted on

Why Traceability Now? Blame Custom SoC Demand

Why Traceability Now? Blame Custom SoC Demand
by Bernard Murphy on 05-18-2022 at 6:00 am
Categories: Arteris, Automotive, IP
2 Comments

Traceability abstract min

In the SoC world, we can’t believe our good luck. Every product maker now wants bespoke silicon solutions with the most advanced AI, communications, SLAM, etc. Which is fantastic for business, but this level of demand also drags us into a new level of accountability, especially in requirements traceability. Time was that only … Read More

Posted on

Meet Kandou’s Frank Lavety, Behind the Scenes Point Person for Timely Product Delivery

Meet Kandou’s Frank Lavety, Behind the Scenes Point Person for Timely Product Delivery
by Lauro Rizzatti on 05-17-2022 at 10:00 am
Categories: IP

Frank Lavety

I learned about Kandou a year ago and liked what I heard, as should anyone who wants higher res displays and faster downloads from their electronic devices. I’ve been tracking Kandou since and believe it’s living up to its goal to be the undisputed innovator in high-speed, energy-efficient chip-to-chip link solutions to improve… Read More

Posted on

Scaling is Failing with Moore’s Law and Dennard

Scaling is Failing with Moore’s Law and Dennard
by Dave Bursky on 05-12-2022 at 6:00 am
Categories: Codasip, IP, RISC-V
5 Comments

Scaling is Falling SemiWiki

Looking backward and forward, the white paper from Codasip “Scaling is Failing” by Roddy Urquhart provides an interesting history of processor development since the early 1970s to the present. However it doesn’t stop there and continues to extrapolate what the chip industry has in store for the rest of this decade. For the last… Read More

Posted on

High-speed, low-power, Hybrid ADC at IP-SoC

High-speed, low-power, Hybrid ADC at IP-SoC
by Daniel Payne on 05-10-2022 at 10:00 am
Categories: Alphacore, Events, IP

hybrid adc min

Andrew Levy and I both worked at Intel and Opmaxx, and I knew that he was now working at Alphacore, an IP company specializing in mixed-signal, RF, imaging and rad-hard applications. I was curious what Alphacore was up to, so at the IP-SoC Silicon Valley 2022 event I watched the ADC presentation from Ken Potts, COO of Alphacore. Mr.… Read More

Posted on

Designing Ultra-Low-Power, Always On IP

Designing Ultra-Low-Power, Always On IP
by Daniel Payne on 05-09-2022 at 10:00 am
Categories: Cadence, Events, IP

processor and sensor trends min

It’s popular to use DSP chips for vision processing in diverse applications like ADAS, security cameras and AR. Tensilica has been designing DSP chips and IP since 1997, and their technology was successful enough that Cadence acquired Tensilica back in 2013. At the IP-SoC Silicon Valley 2022 event in April I had the pleasure… Read More

Posted on

Advantages of Large-Scale Synchronous Clocking Domains in AI Chip Designs

Advantages of Large-Scale Synchronous Clocking Domains in AI Chip Designs
by Kalar Rajendiran on 05-09-2022 at 6:00 am
Categories: Events, IP, Movellus

Large models challenge current AI hardware solutions

We are currently in the hockey stick growth phase of AI. Advances in artificial intelligence (AI) are happening at a lightning pace. And, while the rate of adoption is exploding, so is model size. Over the past couple of years, we’ve gone from about two billion parameters to Google Brain’s recently announced trillion-parameter… Read More

Posted on

Design IP Sales Grew 19.4% in 2021, confirm 2016-2021 CAGR of 9.8%

Design IP Sales Grew 19.4% in 2021, confirm 2016-2021 CAGR of 9.8%
by Eric Esteve on 05-05-2022 at 6:00 am
Categories: Alphawave Semi, Arm, Cadence, IP, IPnest, Semiconductor Services, Synopsys

Table IP 2020 2021 1

Design IP Sales reached $5.45B in 2021, or 19.4% YoY after 16% in 2020, on-sync with semiconductor growth of 26.2% in 2021 according to WSTS. IPnest has released the “Design IP Report” in May 2022, ranking IP vendors by category (CPU, DSP, GPU & ISP, Wired Interface, SRAM Memory Compiler, Flash Memory Compiler, Library and I/O,… Read More

Posted on

Bigger, Faster and Better AI: Synopsys NPUs

Bigger, Faster and Better AI: Synopsys NPUs
by Kalar Rajendiran on 05-03-2022 at 10:00 am
Categories: EDA, Events, IP, Synopsys

ARC NPX6 440 TOPS

AI-based applications are fast advancing with evolving neural network (NN) models, pushing aggressive performance envelopes. Just a few years ago, performance requirements of NN driven applications were at 1 TOPS and less. Current and future applications in the areas of augmented reality (AR), surveillance, high-end smartphones,… Read More