Semiwiki 400x100 1 final
WP_Term Object
(
    [term_id] => 106
    [name] => FPGA
    [slug] => fpga
    [term_group] => 0
    [term_taxonomy_id] => 106
    [taxonomy] => category
    [description] => 
    [parent] => 0
    [count] => 339
    [filter] => raw
    [cat_ID] => 106
    [category_count] => 339
    [category_description] => 
    [cat_name] => FPGA
    [category_nicename] => fpga
    [category_parent] => 0
    [is_post] => 
)

ARM ♥ Xilinx!

ARM ♥ Xilinx!
by Daniel Nenni on 09-28-2014 at 7:00 am

The good news is that as a part of SemiWiki we get free media passes to all of the cool conferences. The bad news is that our inboxes get flooded with announcements. ARM TechCon is next week and my delete button is on overtime but it is interesting to see who is active in conferences and who is not. In this case Xilinx is very active and Altera… Read More


Dominating FPGA clock domains and CDCs

Dominating FPGA clock domains and CDCs
by Don Dingee on 09-26-2014 at 7:00 am

Multiple clock domains in FPGAs have simplified some aspects of designs, allowing effective partitioning of logic. As FPGA architectures get more flexible in how clock domains, regions, or networks are available, the probability of signals crossing clock domains has gone way up.… Read More


The Must Read FPGA Book – Secrets Inside

The Must Read FPGA Book – Secrets Inside
by Luke Miller on 09-24-2014 at 1:00 pm

Crockett, Elliot, Enderwitz & Stewart is not a law firm, thank goodness… what you’ll find is that these folks are the authors of the world famous book entitled, now hold on here for a title, this is a creative one “The Zynq Book”, It is free, get your download here. Every designer should have this book no matter what FPGA parts they… Read More


Xilinx UltraScale leads the way on connectivity

Xilinx UltraScale leads the way on connectivity
by Luke Miller on 09-21-2014 at 10:00 am

Even though Xilinx FPGAs seem to keep growing in densities and gobbling up boards into a single part, there is still the need for chip to chip connectivity and of course backplane connectivity. Xilinx 20nm UltraScale, TODAY, can really move 28 gb/s over the back plane. This is something that you cannot do with Altera 20nm, they are… Read More


Quicklogic Delivers First Wearable Sensor Hub with Under 150uW Standby

Quicklogic Delivers First Wearable Sensor Hub with Under 150uW Standby
by Paul McLellan on 09-03-2014 at 9:00 am

I have talked before about how the Internet of Things (IoT) doesn’t require enormous power-hungry SoCs. We all accept, or at least put up with, having to recharge our phones daily. But smart pedometers (or whatever a good name for Fitbit-like products are) had better last for a week or two between charges.

Today, Quicklogic… Read More


New details on Altera network-on-FPGA

New details on Altera network-on-FPGA
by Don Dingee on 08-28-2014 at 4:00 pm

Advantages to using NoCs in SoC design are well documented: reduced routing congestion, better performance than crossbars, improved optimization and reuse of IP, strategies for system power management, and so on. What happens when NoCs move into FPGAs, or more accurately the SoC variant combining ARM cores with programmable… Read More


Xilinx UltraScale gives you 25% more packing than you know who…

Xilinx UltraScale gives you 25% more packing than you know who…
by Luke Miller on 08-27-2014 at 11:30 pm

Coke with no ice. You see I am not cheap, or even frugal but a good steward. One of the things that I hate the most is waste. You know lights on in every room, door open during winter and driving 25 miles to save a dollar on gas.

One will notice fairly quickly that with Xilinx UltraScale 20nm FPGAs coupled with the new-fangled analytical … Read More


Develop High Performance Machine Vision in the Blink of an Eye

Develop High Performance Machine Vision in the Blink of an Eye
by Paul McLellan on 08-21-2014 at 7:01 am

The growing capabilities of silicon along with improved algorithms means that machine vision is becoming increasingly important since more and more systems can be built in such areas as manufacturing, intelligent traffic management, bar code scanning, counterfeit detection and even sports simulation. Is that a 3X driver?… Read More


Hybrid Memory Cube and the Intel Knights Landing

Hybrid Memory Cube and the Intel Knights Landing
by Arie Lashansky on 08-07-2014 at 8:00 am

While looking for information on a Xilinx Spartan 6 Project with DDR memory I came across a new type of DRAM called the Hybrid Memory Cube (HMC). The technology made me want to take a closer look:

The Hybrid Memory Cube is like a stack of DDR chips stacked die on die using through silicon vias to interconnect the dies the bottom die in not… Read More


Xilinx, 100 Reasons to use them

Xilinx, 100 Reasons to use them
by Luke Miller on 08-04-2014 at 4:00 pm

We all like compliments, correct? You know the kind that go like, “Glad you didn’t screw that up”. From time to time I get, “You write what you do because you’re affiliated with Xilinx”. Perhaps I will name my next child Xilinx. I have said this before, I do real work (debatable) and trade studies,Read More