whitepaper timing semiwiki ad
WP_Term Object
(
    [term_id] => 157
    [name] => EDA
    [slug] => eda
    [term_group] => 0
    [term_taxonomy_id] => 157
    [taxonomy] => category
    [description] => Electronic Design Automation
    [parent] => 0
    [count] => 4384
    [filter] => raw
    [cat_ID] => 157
    [category_count] => 4384
    [category_description] => Electronic Design Automation
    [cat_name] => EDA
    [category_nicename] => eda
    [category_parent] => 0
    [is_post] => 
)

Mentor User2User Virtual Event 2020!

Mentor User2User Virtual Event 2020!
by Daniel Nenni on 10-30-2020 at 6:00 am

banner u2u2020 virtual digital 500x350px 5

Now that we have gone virtual, life has never been easier, for me anyway. There are literally events every day beamed into my living room. The question is which should I attend? The answer is I should attend the ones with the most customer-based content, which is what User2User is all about. I will miss attending this one live as it was… Read More


Automating the Design of Flat Panel Displays

Automating the Design of Flat Panel Displays
by Daniel Payne on 10-29-2020 at 10:00 am

Empyrean - FPD design flow

I’ve used OLED (Organic Light-Emitting Diode) displays for many years in my monitors, laptops, tablets, e-readers and smart phones; and knew that the AMOLED (Active-Matrix OLED) displays used thin-film transistor technology where each pixel can be controlled, but I hadn’t considered the actual design process… Read More


How ML Enables Cadence Digital Tools to Deliver Better PPA

How ML Enables Cadence Digital Tools to Deliver Better PPA
by Mike Gianfagna on 10-28-2020 at 10:00 am

How ML Enables Cadence Digital Tools to Deliver Better PPA

There has been a lot written about artificial intelligence/machine learning (AI/ML) and its application in the Cadence digital design flow. Most recently, I covered significant verification efficiency improvements in Xcellium ML.  A recent digital-themed white paper from Cadence takes a broader look at the impact of ML on… Read More


ASIC and FPGA Design and Verification Trends 2020

ASIC and FPGA Design and Verification Trends 2020
by Daniel Nenni on 10-28-2020 at 6:00 am

2020 Wilson Report Verification ASIC FPGA

Harry Foster and I started in semiconductors at the same time so it was great to reminisce while talking about the latest Wilson Research Group Functional Verification Trend reports. Before I get into the reports lets talk about Harry who is a verification superstar:

Harry is Chief Scientist Verification for the Design Verification… Read More


Siemens is the True Catalyst for Secure and Trusted Digital Transformation

Siemens is the True Catalyst for Secure and Trusted Digital Transformation
by Mike Gianfagna on 10-27-2020 at 8:00 am

Siemens Ecosystem Workflow for Secure Trusted Digital Transformation

Introduction

For many years, I pondered the ultimate future of EDA. Companies such as Oracle, SAP and Dassault provide a huge array of enabling software infrastructure for the enterprise, including product design, mechanical design, project management and materials sourcing. But not for the all-important tasks of chip and… Read More


Arm Design Reviews add Mentor for Verification Review

Arm Design Reviews add Mentor for Verification Review
by Bernard Murphy on 10-27-2020 at 6:00 am

Arm Design Reviews

Arm and Mentor Recently announced that the Arm Design Reviews program now offers Mentor help in verification design reviews. I talked to Paul Williams (Sr Consultant and Verification Practice Lead at Mentor Graphics) and Peter Lewin (Dir. Mktg at Arm Partner Enablement Group) to get more insight into Arm Design Services, particularly… Read More


Synopsys Enhances Chips and Systems with New Silicon Lifecycle Management Platform

Synopsys Enhances Chips and Systems with New Silicon Lifecycle Management Platform
by Mike Gianfagna on 10-26-2020 at 6:00 am

Silicon Lfecycle Management

SLM.  It’s a TLA (three-letter acronym) that you’ll be hearing more about. It stands for silicon lifecycle management and it has the potential of re-defining the role of EDA in the entire electronics ecosystem. A working definition of SLM is “monitoring, analysis and optimization of semiconductor devices as they are designed,… Read More


Clarity 3D Transient Solver Speeds Up EMI/EMC Certification

Clarity 3D Transient Solver Speeds Up EMI/EMC Certification
by Tom Simon on 10-25-2020 at 8:00 am

Clarity 3D Transient Solver

Cadence made waves a while back with its innovative Clarity 3D Solver, a FEM solver for near field EM analysis. Now they are shaking things up with their new far field Clarity 3D Transient Solver. System level EMI and EMC analysis has often exceeded the limits of simulation tools, leading to expensive and time-consuming prototype… Read More


Synopsys Teams with IBM to Increase AI Compute Performance 1,000X by 2029

Synopsys Teams with IBM to Increase AI Compute Performance 1,000X by 2029
by Mike Gianfagna on 10-21-2020 at 7:30 am

Synopsys Teams with IBM to Increase AI Compute Performance 1000X by 2029

Anyone who frequents SemiWiki will likely know Moore’s Law. The prediction made by Gordon Moore over 50 years ago regarding the relentless increase in transistor density and reduction in cost has tracked well for a very, very long time. In recent years, there has been spirited discussion about the end of Moore’s Law. This is a discussion… Read More


The Most Interesting CEO in Semiconductors!

The Most Interesting CEO in Semiconductors!
by Daniel Nenni on 10-21-2020 at 6:00 am

GTC 2020 Lip Bu Tan

Hands down, without a doubt, the most interesting CEO in semiconductors is Lip-Bu Tan, founder of Walden Capitol and current CEO of Cadence Design Systems. If you want to talk about a man with a plan it’s Lip-Bu Tan.

Before we get into the fireside chat between Tom Caufield and Lip-Bu at the GTC 2020 Virtual event let’s do a quick biography:… Read More