WP_Term Object
(
    [term_id] => 18712
    [name] => Keysight EDA
    [slug] => keysight-eda
    [term_group] => 0
    [term_taxonomy_id] => 18712
    [taxonomy] => category
    [description] => 
    [parent] => 157
    [count] => 33
    [filter] => raw
    [cat_ID] => 18712
    [category_count] => 33
    [category_description] => 
    [cat_name] => Keysight EDA
    [category_nicename] => keysight-eda
    [category_parent] => 157
    [is_post] => 
)
            
Keysight EDA 2025 Event
WP_Term Object
(
    [term_id] => 18712
    [name] => Keysight EDA
    [slug] => keysight-eda
    [term_group] => 0
    [term_taxonomy_id] => 18712
    [taxonomy] => category
    [description] => 
    [parent] => 157
    [count] => 33
    [filter] => raw
    [cat_ID] => 18712
    [category_count] => 33
    [category_description] => 
    [cat_name] => Keysight EDA
    [category_nicename] => keysight-eda
    [category_parent] => 157
    [is_post] => 
)

WEBINARS: Board-Level EM Simulation Reduces Late Respin Drama

WEBINARS: Board-Level EM Simulation Reduces Late Respin Drama
by Don Dingee on 02-01-2022 at 6:00 am

Flat Z design and voltage ripple example in board-level EM simulation

Advanced board designs are fertile ground for misbehavior in time and frequency domains. Relying on intuition, then waiting until near-final product for power integrity (PI) or EMI testing almost guarantees board respins are coming. Lumped-parameter simulations of on-board power delivery networks (PDNs) struggle with … Read More