WP_Term Object
(
    [term_id] => 70
    [name] => Dassault Systemes
    [slug] => dassault-systemes
    [term_group] => 0
    [term_taxonomy_id] => 70
    [taxonomy] => category
    [description] => 
    [parent] => 157
    [count] => 40
    [filter] => raw
    [cat_ID] => 70
    [category_count] => 40
    [category_description] => 
    [cat_name] => Dassault Systemes
    [category_nicename] => dassault-systemes
    [category_parent] => 157
    [is_post] => 
)

Optimizing high performance packages calls for multidisciplinary 3D modeling

Optimizing high performance packages calls for multidisciplinary 3D modeling
by Tom Simon on 10-16-2019 at 10:00 am
Categories: Dassault Systemes, EDA

For all the time we spend thinking and talking about silicon design, it’s easy to forget just how important package design is. Semiconductor packages have evolved over the years from very basic containers for ICs into very specialized and highly engineered elements of finished electronic systems. They play an important role … Read More

April 24, 2019October 1, 2019

A Brief History of IP Management

A Brief History of IP Management
by Daniel Nenni on 04-24-2019 at 12:00 pm
Categories: ClioSoft, Dassault Systemes, EDA, Methodics
4 Comments

As RTL design started to increase in the late 1980’s and early 1990’s, it was becoming apparent that some amount of management was needed to keep track of all the design files and their associated versions. Because of the parallels to software development, design teams looked to the tools and methodologies that were in use by software… Read More

February 25, 2019

Delivering Innovation for Regulated Markets

Delivering Innovation for Regulated Markets
by Daniel Nenni on 02-25-2019 at 7:00 am
Categories: Dassault Systemes, EDA

When delivering devices to markets that require heavily audited compliance it is necessary to document and demonstrate development processes that follow the various standard(s) such as IEC65108, IATF16949, ISO26262.

For complex multi-disciplinary designs this can be difficult as they are often developed by multiple teams… Read More

May 12, 2017June 14, 2019

Webinar: Next Generation Design Data & Release Management

Webinar: Next Generation Design Data & Release Management
by Daniel Nenni on 05-12-2017 at 12:00 pm
Categories: Consensia, Dassault Systemes, EDA, Events

Design Data Management (DDM) is a bit like insurance. It’s something every semiconductor company has to have, and as a result it’s probably something taken for granted. In order to make their products more useful, the DDM vendors have added more functionality to manage more of the lifecycle of design data.

Dassault’s Synchronicity… Read More

April 14, 2017June 14, 2019

IP Traffic Control

IP Traffic Control
by Bernard Murphy on 04-14-2017 at 7:00 am
Categories: Dassault Systemes, EDA

From an engineering point of view, IP is all about functionality, PPA, fitness for use and track record. From a business/management point of view there are other factors, just as critical, that relate less to what the IP is and more to its correct management and business obligations. The problems have different flavors depending… Read More

April 12, 2017June 14, 2019

Synchronizing Collaboration

Synchronizing Collaboration
by Bernard Murphy on 04-12-2017 at 7:00 am
Categories: Consensia, Dassault Systemes, EDA, Events

Much though some of us might wish otherwise, distributed development teams are here to stay. Modern SoC design requires strength and depth in expertise in too many domains to effectively source from one site; competitive multi-national businesses have learned they can very effectively leverage remote sites by building centers… Read More

October 31, 2016June 14, 2019

Behind the 3DEXPERIENCE for silicon

Behind the 3DEXPERIENCE for silicon
by Don Dingee on 10-31-2016 at 4:00 pm
Categories: Dassault Systemes, EDA

We’ve been covering the Dassault Systèmes “Silicon Thinking” platform for a while here, but, as I’m often prone to do, I wanted to explore the backstory to uncover more about the concept. With over 25M users of their product lifecycle management (PLM) solutions, why is Dassault Systèmes becoming so interested in semiconductor… Read More

July 6, 2016June 14, 2019

Latest Pinpoint release tackles DRC and trend lines

Latest Pinpoint release tackles DRC and trend lines
by Don Dingee on 07-06-2016 at 4:00 pm
Categories: Dassault Systemes, EDA

After reading previous SemiWiki coverage on Dassault Systèmes and their ENOVIA Pinpoint solution, one big item seemed missing: how does this thing actually work? With all due respect to our other bloggers who covered when Dassault Systèmes acquired Pinpoint from Tuscany Design Automation, why Qualcomm is using Pinpoint, and… Read More

February 25, 2016June 14, 2019

Sustainability, Semiconductor Companies and Software Companies

Sustainability, Semiconductor Companies and Software Companies
by Daniel Payne on 02-25-2016 at 12:00 pm
Categories: Dassault Systemes, EDA

I certainly want to leave the Earth a better place to live for my children and generations to come, so sustainability is a value that resonates with me. How is a consumer like me to know which companies are the most sustainable in areas that matter, like:… Read More

January 31, 2016June 14, 2019

The Mechanical Reliability of IC Packages

The Mechanical Reliability of IC Packages
by Daniel Payne on 01-31-2016 at 12:00 pm
Categories: Dassault Systemes, EDA

At Intel back in the late 1970’s we were designing DRAM chips and mounting them in ceramic and plastic packages, however there were problems when some of the die would crack inside of the package because of thermal mismatch issues with how the die was attached to the heat spreader inside the package. Back then we really didn’t… Read More

XF\Mvc\Entity\ArrayCollection Object ( [entities:protected] => Array ( [407] => XF\Entity\Node Object ( [_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 48 [rootClass:protected] => XF\Entity\Node [_useReplaceInto:protected] => [_newValues:protected] => Array ( ) [_values:protected] => Array ( [node_id] => 407 [title] => Dassault Systemes [description] => [node_name] => [node_type_id] => Forum [parent_node_id] => 355 [display_order] => 125 [display_in_list] => 1 [lft] => 41 [rgt] => 42 [depth] => 2 [style_id] => 0 [effective_style_id] => 4 [breadcrumb_data] => {"385":{"node_id":385,"title":"Companies","depth":0,"lft":13,"node_name":null,"node_type_id":"LinkForum"},"355":{"node_id":355,"title":"Company Forums","depth":1,"lft":14,"node_name":null,"node_type_id":"Category"}} [navigation_id] => [effective_navigation_id] => ) [_relations:protected] => Array ( ) [_previousValues:protected] => Array ( ) [_options:protected] => Array ( ) [_deleted:protected] => [_readOnly:protected] => [_writePending:protected] => [_writeRunning:protected] => [_errors:protected] => Array ( ) [_cascadeSave:protected] => Array ( ) [_behaviors:protected] => ) ) [populated:protected] => 1 )

Array ( [0] => tribe-events-list-widget-5 [1] => search-2 [2] => media_image-2 [3] => text-6 ) WP_Term Object ( [term_id] => 70 [name] => Dassault Systemes [slug] => dassault-systemes [term_group] => 0 [term_taxonomy_id] => 70 [taxonomy] => category [description] => [parent] => 157 [count] => 40 [filter] => raw [cat_ID] => 70 [category_count] => 40 [category_description] => [cat_name] => Dassault Systemes [category_nicename] => dassault-systemes [category_parent] => 157 [is_post] => )

Tribe__Events__List_Widget Instance: 5Array ( [title] => Upcoming Events [limit] => 5 [no_upcoming_events] => [featured_events_only] => [jsonld_enable] => 1 [rw_opt] => Array ( [widget_select] => 1 [cpt_page] => 1 [others_author_archive] => 1 [others_404_page] => 1 [others_blog_page] => 1 ) [display_widget_mobile] => 1 )

Array ( [title] => Upcoming Events [limit] => 5 [no_upcoming_events] => [featured_events_only] => [jsonld_enable] => 1 [rw_opt] => Array ( [widget_select] => 1 [cpt_page] => 1 [others_author_archive] => 1 [others_404_page] => 1 [others_blog_page] => 1 ) [display_widget_mobile] => 1 )

Upcoming Events

WP_Widget_Search Instance: 2Array ( [display_widget_title] => on [title] => Search Semiwiki [rw_opt] => Array ( [widget_select] => 1 [others_blog_page] => 1 [others_author_archive] => 1 [others_404_page] => 1 [cpt_page] => 1 ) [display_widget_mobile] => 1 [rw_opt_exclude] => Array ( [pageid_274495] => 1 ) )

Array ( [display_widget_title] => on [title] => Search Semiwiki [rw_opt] => Array ( [widget_select] => 1 [others_blog_page] => 1 [others_author_archive] => 1 [others_404_page] => 1 [cpt_page] => 1 ) [display_widget_mobile] => 1 [rw_opt_exclude] => Array ( [pageid_274495] => 1 ) )

WP_Widget_Media_Image Instance: 2Array ( [display_widget_title] => on [attachment_id] => 280429 [url] => https://semiwiki.com/wp-content/uploads/2019/12/Delta-ASIC-Handbook.jpg [title] => Home/Default Page Advertisement 1 [size] => full [width] => 400 [height] => 400 [caption] => [alt] => [link_type] => custom [link_url] => https://asic.madebydelta.com/e-guide-chip-production-cost/?utm_campaign=asic-chip-cost-ebook&utm_medium=Frontpage_banner&utm_source=SemiWiki [image_classes] => [link_classes] => [link_rel] => [link_target_blank] => 1 [image_title] => Home/Default Page Advertisement 1 [rw_opt] => Array ( [widget_select] => 1 [pageid_196276] => 1 [category_96] => 1 [category_13] => 1 [category_95] => 1 [category_12] => 1 [category_7] => 1 [category_50] => 1 [category_90] => 1 [category_89] => 1 [category_94] => 1 [category_97] => 1 [category_22] => 1 [category_6435] => 1 [category_3611] => 1 [others_blog_page] => 1 ) [display_widget_mobile] => )

WP_Widget_Text Instance: 6Array ( [title] => [text] =>

Analyzing PowerMOS Devices to Reduce Power Loss and Improve Reliability REPLAY: GPU-Powered SPICE: The Way Forward for Analog Simulation REPLAY: Avoiding CDM (Charged Device Model) ESD Failures REPLAY: eFPGA – "What a great idea! But I have no idea how I’d use it!" REPLAY: Ensuring System-level Security Through Hardware/Software Security Verification REPLAY: Fabless: The Transformation of the Semiconductor Industry REPLAY: The Brave New World of Customized Memory REPLAY: Embedded FPGA: The Fabric for Optimized Machine Learning REPLAY: VLSI Design Methodology Development REPLAY: Lightspeed Data Sync - Design Workspace Problems Solved! REPLAY: Desinging Complex SoCs and Dealing with Multiple File Formats? REPLAY: How ASIC/SoC Prototyping Solutions Can Help You! REPLAY: Reusing Your IPs & PDKs Successfully With Cadence® Virtuoso® REPLAY: Taiwan ESD Workshop Recording REPLAY: Reduce Risk and Improve Quality of AMS IP’s using AI-Powered Automated Timing Arc Prediction REPLAY: Text: A Year of Breakfast Bytes by Paul McLellan (Free PDF Version) REPLAY: Finding Your Way Through Verification REPLAY: Concerned about IP security threats for your SoCs? REPLAY: Achronix: Accelerate Data Processing Algorithms using FPGAs with 2D Network-on-Chip REPLAY: PAVE360: Of SoCs, Digital Twins, and Validating Autonomous Vehicle Behavior REPLAY: Thermal-induced Reliability Challenges and Solutions for Advanced IC Design REPLAY: Choose the Right ASIC Manufacturing Model for Your Business REPLAY: Prototyping with Intel's New 80M Gate FPGA and S2C! [filter] => 1 [visual] => 1 [rw_opt] => Array ( [widget_select] => 1 [others_front_page] => 1 [cpt_page] => 1 [others_blog_page] => 1 ) [display_widget_mobile] => 1 )

Array ( [title] => [text] =>

Array ( [0] => rpwe_widget-9 [1] => gtranslate-3 [2] => media_image-8 [3] => xfrp_widget-2 [4] => better_recent_comments-2 ) WP_Term Object ( [term_id] => 70 [name] => Dassault Systemes [slug] => dassault-systemes [term_group] => 0 [term_taxonomy_id] => 70 [taxonomy] => category [description] => [parent] => 157 [count] => 40 [filter] => raw [cat_ID] => 70 [category_count] => 40 [category_description] => [cat_name] => Dassault Systemes [category_nicename] => dassault-systemes [category_parent] => 157 [is_post] => )

Recent_Posts_Widget_Extended Instance: 9Array ( [title] => Trending Now [title_url] => [ignore_sticky] => 1 [exclude_current] => 1 [limit] => 5 [offset] => 10 [order] => DESC [orderby] => date [post_type] => Array ( [0] => post ) [post_status] => publish [cat] => Array ( ) [tag] => Array ( ) [taxonomy] => [excerpt] => [length] => 10 [date] => [date_relative] => [date_modified] => [readmore] => [readmore_text] => Read More [comment_count] => [thumb] => [thumb_height] => 55 [thumb_width] => 55 [thumb_default] => http://images/semiwiki-small.png [thumb_align] => rpwe-alignleft [styles_default] => 1 [cssID] => [css_class] => [css] => .rpwe-block ul{ list-style: none !important; margin-left: 0 !important; padding-left: 0 !important; } .rpwe-block li{ border-bottom: 1px solid #eee; margin-bottom: 10px; padding-bottom: 10px; list-style-type: none; } .rpwe-block a{ display: inline !important; text-decoration: none; } .rpwe-block h3{ background: none !important; clear: none; margin-bottom: 0 !important; margin-top: 0 !important; font-weight: 400; font-size: 12px !important; line-height: 1.5em; } .rpwe-thumb{ border: 1px solid #eee !important; box-shadow: none !important; margin: 2px 10px 2px 0; padding: 3px !important; } .rpwe-summary{ font-size: 12px; } .rpwe-time{ color: #bbb; font-size: 11px; } .rpwe-comment{ color: #bbb; font-size: 11px; padding-left: 5px; } .rpwe-alignleft{ display: inline; float: left; } .rpwe-alignright{ display: inline; float: right; } .rpwe-aligncenter{ display: block; margin-left: auto; margin-right: auto; } .rpwe-clearfix:before, .rpwe-clearfix:after{ content: ""; display: table !important; } .rpwe-clearfix:after{ clear: both; } .rpwe-clearfix{ zoom: 1; } [before] => [after] => [rw_opt] => Array ( [widget_select] => 1 [others_front_page] => 1 [others_author_archive] => 1 [others_404_page] => 1 [pageid_275979] => 1 ) [display_widget_mobile] => )

GTranslateWidget Instance: 3Array ( [title] => Google Translate [rw_opt] => Array ( [pageid_275979] => 1 [others_front_page] => 1 [others_author_archive] => 1 [others_404_page] => 1 [widget_select] => 1 ) [display_widget_mobile] => )

WP_Widget_Media_Image Instance: 8Array ( [display_widget_title] => on [attachment_id] => 280135 [url] => https://semiwiki.com/wp-content/uploads/2019/12/SemiWiKi-Ad-07-300x300.jpg [title] => [size] => medium [width] => 400 [height] => 400 [caption] => [alt] => [link_type] => custom [link_url] => https://secure.thresholdsystems.com/Training/AdvancedCMOSTechnology.aspx [image_classes] => [link_classes] => [link_rel] => [link_target_blank] => [image_title] => Home/Default Page Advertisement 4 [display_widget_mobile] => [rw_opt] => Array ( [widget_select] => 1 [others_front_page] => 1 [pageid_275979] => 1 ) )

XF2_Latest_Posts_Widget Instance: 2Array ( [title] => Recent Forum Threads [title_url] => [ignore_sticky] => 0 [exclude_current] => 0 [limit] => 10 [offset] => 0 [order] => [orderby] => ID [post_type] => Array ( [0] => post ) [post_status] => [cat] => Array ( ) [tag] => Array ( ) [taxonomy] => [excerpt] => [length] => 0 [date] => [date_relative] => [date_modified] => [readmore] => [readmore_text] => [comment_count] => [thumb] => [thumb_height] => 0 [thumb_width] => 0 [thumb_default] => [thumb_align] => [styles_default] => [cssID] => [css_class] => [css] => [before] => [after] => [display_widget_mobile] => 1 [rw_opt] => Array ( [widget_select] => 1 [others_front_page] => 1 [pageid_274495] => 1 [pageid_275979] => 1 ) [sluglist] => ["jobs-dashboard"] [rw_opt_exclude] => Array ( [pageid_274493] => 1 ) )

Array ( [title] => Recent Forum Threads [title_url] => [ignore_sticky] => 0 [exclude_current] => 0 [limit] => 10 [offset] => 0 [order] => [orderby] => ID [post_type] => Array ( [0] => post ) [post_status] => [cat] => Array ( ) [tag] => Array ( ) [taxonomy] => [excerpt] => [length] => 0 [date] => [date_relative] => [date_modified] => [readmore] => [readmore_text] => [comment_count] => [thumb] => [thumb_height] => 0 [thumb_width] => 0 [thumb_default] => [thumb_align] => [styles_default] => [cssID] => [css_class] => [css] => [before] => [after] => [display_widget_mobile] => 1 [rw_opt] => Array ( [widget_select] => 1 [others_front_page] => 1 [pageid_274495] => 1 [pageid_275979] => 1 ) [sluglist] => ["jobs-dashboard"] [rw_opt_exclude] => Array ( [pageid_274493] => 1 ) )

Widget_Better_Recent_Comments Instance: 2Array ( [title] => Recent Article Comments [number] => 10 [avatar] => [date] => 1 [comment] => 1 [link] => 1 [display_widget_mobile] => 1 [rw_opt] => Array ( [widget_select] => 1 [others_front_page] => 1 [pageid_275979] => 1 ) [rw_opt_exclude] => Array ( [pageid_274493] => 1 ) )

Array ( [title] => Recent Article Comments [number] => 10 [avatar] => [date] => 1 [comment] => 1 [link] => 1 [display_widget_mobile] => 1 [rw_opt] => Array ( [widget_select] => 1 [others_front_page] => 1 [pageid_275979] => 1 ) [rw_opt_exclude] => Array ( [pageid_274493] => 1 ) )

Optimizing high performance packages calls for multidisciplinary 3D modeling

A Brief History of IP Management

Delivering Innovation for Regulated Markets

Webinar: Next Generation Design Data & Release Management

IP Traffic Control

Synchronizing Collaboration

Behind the 3DEXPERIENCE for silicon

Latest Pinpoint release tackles DRC and trend lines

Sustainability, Semiconductor Companies and Software Companies

The Mechanical Reliability of IC Packages

Upcoming Events

EDA Networking (Lake Oswego, OR)

Getting Started with ANSYS RedHawk-SC

WEBINAR: Analyzing PowerMOS Devices to...

ANSYS Twin Builder – Build, Validate...

Concurrent Workshop at iTEC India 2019 on...

Search Semiwiki

Recent Article Comments

Another Smart EDA Merger Adds RF Tools

Another Smart EDA Merger Adds RF Tools

Bob Swan says Intel 7nm equals TSMC 5nm!

Rwanda is Building Africa’s Very Own Silicon Valley – Known as Kigali Innovation City (KIC)

Why is Intel still short on chips?

Put Uber out of Our Misery

Intel vs AMD vs Google vs Amazon vs NUVIA

Bob Swan says Intel 7nm equals TSMC 5nm!

As 2019 comes to an end everyone is starting to look at what 2020 holds

Bob Swan says Intel 7nm equals TSMC 5nm!