Webinar Details
Accelerate Design Productivity with Virtuoso ADE Explorer and Assembler
Date: Wednesday, July 08, 2020
Time: 10:00 BST / 11:00 CEST / 14:30 IST / 17:00 CST
Questions about this event?
Send email to: eur_training@cadence.com
Tag: virtuoso
Webinar: Removing Custom Layout Bottlenecks in Your Schedule with Concurrent Editing
Overview
We have witnessed an exponential growth in the complexity of chips. Today’s SoCs combine so many functions that a large design team is required to create layouts of different blocks. In addition, current design data management and underlying Unix file systems limit only one person at a time to work on an individual cell-view,
HCL Offers Tightly Integrated Design Management Solution for Virtuoso
The road to a truly usable design management solution for electronic design has been a long and twisty one. Initially just handling EDA tool data was a struggle, let alone addressing mutli-user and multi-site needs. Of course, all along every EDA tool development company was internally using software revision control, which … Read More
WEBINAR REPLAY: ClioSoft Facilitates Design Reuse with Cadence® Virtuoso®
In September, ClioSoft gave a SemiWiki webinar titled, Reusing Your IPs & PDKs Successfully With Cadence® Virtuoso®. I was happy to be the moderator of this webinar, having had the chance to work with ClioSoft’s team over many years. The webinar was informative while also being very time efficient. I think it is important for… Read More
Virtuoso Adapts to Address Cyber Physical Systems
LIDAR is a controversial topic, with even Elon Musk weighing in on whether it will ever be feasible for use in self driving cars. His contention is that the sensors will remain too expensive and potentially be unreliable because of their mechanical complexity. However, each of the sensors available for autonomous driving have … Read More
At Last, Package and Chip integration for RF Design
It seems that it has always been that there were packages and ICs, and in the design tool world “never the twain shall meet”. The tools for designing packages were completely separate from the tools used to design IC’s. This was so profoundly true that even after Cadence merged with Valid Logic back in the early 90’s, their Allegro … Read More
Photonics with CurvyCore
As a preferred carrier to data or energy, photonics technology is becoming broad and diverse. In IC design, silicon-photonics technology has been the enabler of new capabilities and has revolutionized many applications as Moore’s-based scaling started to experience a slowdown. It acts as new on-chip inductor in HPC design … Read More
Solving and Simulating in the New Virtuoso RF Solution
Cadence has done a good job of keeping up with the needs of analog RF designs. Of course, the term RF used to be reserved for a thin slice of designs that were used specifically in RF applications. Now, it covers things like SerDes for networking chips that have to operate in the gigahertz range. Add that to the trend of combining RF and… Read More
Is there anything in VLSI layout other than “pushing polygons”? (4)
The year is now 1991 and in search for a more peaceful life we decided to move to Canada. At that time, very few companies had advanced flows in VLSI but Ottawa having BNR, Northern Telecom, Mitel, etc., looked to be the most promising place. After a few hiccups in finding a job, I landed in MOSAID, a small company with35 people at that … Read More
Cadence Expands Integrated Photonics Beachhead
In November of 2016, I made a bold statement that October 20, 2016 would stand as a watershed day in integrated photonics. The reason for this claim was that GLOBALFOUNDRIES proclaimed that integrated photonics was real and here to stay. The same week I wrote an article about Cadence Design Systems securing a photonic beachhead … Read More
TSMC Sets the Stage for a Great 2021!