– AMAT has OK Q but horrible guide as China & Leading edge drop
– China finally chokes on indigestion & export issues -$500M hit
– TSMC trims on fab timing causing leading edge to slow -$500M hit
– Cycle which had slowed to single digits has rolled over to negative
2026 Ceva Edge Symposium: Building Intelligence Beyond the CloudThe 2026 Ceva Edge Symposium will bring together…Read More
HBM’s Second Act: When Memory Starts ThinkingSamsung’s Hot Chips 2026 presentation, “HBM Base Die:…Read More
NVIDIA Vera: Rebuilding the CPU for Agentic AISource: Jonathon Evans and Polychronis Xekalakis, “NVIDIA Vera…Read More
High-NA EUV Moves From Experiment to ManufacturingIntel Foundry and ASML say high-numerical-aperture extreme-ultraviolet lithography…Read More
ASML and TSMC’s 12-Inch Photomask Initiative: Technical SignificanceASML and TSMC’s proposed shift from 6-inch to…Read MoreCEO Interview with Russ Garcia with Menlo Micro
Russell (Russ) Garcia is a veteran technology executive with over 30 years of leadership experience in semiconductors, telecommunications, and advanced electronics. As CEO of Menlo Microsystems, he has led the commercialization of disruptive MEMS switch technology across RF, digital, and power systems.
Previously, Russ… Read More
Video EP9: How Cycuity Enables Comprehensive Security Coverage with John Elliott
In this episode of the Semiconductor Insiders video series, Dan is joined by John Elliott, security applications engineer from Cycuity. With 35 years of EDA experience, John’s current focus is on security assurance of hardware designs.
John explains the importance of security coverage in the new global marketplace. He describes… Read More
Podcast EP303: How Lattice Semiconductor is Addressing Security Threats From the Ground Up with Mamta Gupta
Dan is joined by Mamta Gupta, She leads the Security Product Marketing, Datacenter and the Communications Segment Marketing Teams at Lattice. She brings with her over 20 years of FPGA experience in product development with special focus on security, aerospace and defense segments.
Dan explores the growing area of cybersecurity… Read More
Semiconductors Still Strong in 2025
The global semiconductor market in 2Q 2025 was $180 billion, up 7.8% from 1Q 2025 and up 19.6% from 2Q 2024, according to WSTS. 2Q 2025 marked the sixth consecutive quarter with year-to-year growth of over 18%.
The table below shows the top twenty semiconductor companies by revenue. The list includes companies which sell devices… Read More
Moving Beyond RTL at #62DAC
Hardware designers have been using RTL and hardware description languages since the 1980s, yet many attempts at moving beyond RTL have tried to gain a foothold. At the #62DAC event I spent some time with Mike Fingeroff, the Chief High-Level Synthesis Technologist to understand what his company Rise Design Automation is up to. … Read More
Streamlining Functional Verification for Multi-Die and Chiplet Designs
As multi-die and chiplet-based system designs become more prevalent in advanced electronics, much of the focus has been on physical design challenges. However, verification—particularly functional correctness and interoperability of inter-die connections—is just as critical. Interfaces such as UCIe or custom interconnects… Read More
S2C Advances RISC-V Ecosystem, Accelerating Innovation at 2025 Summit China
Shanghai, July 19, 2025 — S2C, a leader in functional verification, showcased its latest digital EDA solutions and key partnerships with BOSC, Xuantie, and Andes Technology at RISC-V Summit China 2025, highlighting its contributions to the ecosystem. The company also played a leading role in the EDA sub-forum, with VP Ying… Read More
Breaking the Sorting Barrier for Directed Single-Source Shortest Paths
Problem & significance.
Single-source shortest paths (SSSP) on directed graphs with non-negative real weights is a pillar of graph algorithms. For decades, the textbook gold standard has been Dijkstra’s algorithm with good heaps, running in the comparison-addition model (only comparisons and additions on weights).… Read More


ASML and TSMC’s 12-Inch Photomask Initiative: Technical Significance