You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
With the increasing complexity and importance of memories in modern ICs, there is a clear need for specialized tools and techniques for the design and verification of embedded memory blocks. Traditional methods like SPICE simulation and cell-based formal verification have limitations; SPICE offers circuit-level accuracy but limited coverage, while cell-based methods can't fully represent transistor-level …
Hyatt Regency Beijing Wangjing
8 Guangshun South Street, Beijing, China
The TSMC Open Innovation Platform® Ecosystem Forum is a unique event that brings together the semiconductor design community and TSMC customers. The OIP Forum will feature multi-track technical presentation sessions along …
KnowMade will be attending the SEMICON Europa 2024 Conference in Munich, where Dr. Pauline Calka will present a poster on the Leading Patent Owners & New Entrants in Advanced Packaging. …
Chiplets and Heterogenous Integration: The Next Frontier in Performance and Efficiency Innovation and Collaboration: New types of Neural Networks (Large Language Models), such as ChatGPT and other text generator, as …
Independent software vendors (ISVs) are unleashing a new wave of business innovation as they run AI directly on Intel® Core™ Ultra processors. By shifting AI workloads from the cloud to the client, businesses can lower SaaS costs, protect user privacy and data security, and enable novel use cases when AI has access to the full …
GenAI + Semiconductors + Humanity: History in the Making From 5:15 until 6pm, Silicon Catalyst has arranged special access for Forum attendees only to the Museum exhibition area (ground floor) The world we live in is at a major inflection point, as the symbiotic relationship between generative AI and semiconductors will impact society for generations …
While constraint-driven design is not a new concept, the demand for automation and integration between design and analysis tools has grown with increasing design complexity. Optimizing constraints with AI/ML is a driving force for the productivity necessary to address today’s compressed design cycles. Tight integration and complete automation are crucial to enhancing productivity and efficiency. …
While constraint-driven design is not a new concept, the demand for automation and integration between design and analysis tools has grown with increasing design complexity. Optimizing constraints with AI/ML is a driving force for the productivity necessary to address today’s compressed design cycles. Tight integration and complete automation are crucial to enhancing productivity and efficiency. …
Georgia World Congress Center
285 Andrew Young International Blvd NW, Atlanta, GA, United States
Program Each year, SC provides the leading technical program for professionals and students in the HPC community, as measured by impact, at the highest academic and professional standards. The Program is designed to share best practices in areas such as: algorithms; applications; architectures and networks; clouds and distributed computing; data analytics, visualization, and storage; machine …
Workshop on Open-Source EDA Technology The WOSET workshop aims to galvanize the open-source EDA movement. The workshop will (virtually) bring together EDA researchers who are committed to open-source principles to …
WELCOME TO OUR AUTOMOTIVE COMPUTING CONFERENCES (ACC) in 2024 We are excited to explore the transformation of classic vehicles into modern, software-defined vehicles and IoT devices. As the automotive industry evolves, the vehicles of the future demand top-notch computing performance, powerful control units, and adherence to increasingly stringent standards. We face various challenges such as …
Semiconductor and integrated circuit developments continue to proceed at an incredible pace. For example, today's application-specific ICs and microprocessors can contain upwards of 100 million transistors. Traditional testing relies on the stuck-at-fault (SAF) to model defect behavior. Unfortunately, the SAF model is a poor model for defects. Other models and strategies are required to catch …
Join us for this webinar to explore how Ansys SynMatrix, powered by AI-driven automation and HFSS integration, is transforming RF filter design by streamlining workflows, optimizing performance, and accelerating time-to-market. TIME: November 19, 2024 8am PST Venue: Virtual Overview RF engineers face increasingly complex design challenges. Higher operating frequencies, stringent performance requirements, and manufacturability hurdles …
This webinar will cover the motivations and benefits of using in-system deterministic test and how using this new technology can become a central part of any SLM strategy.
The semiconductor industry is rapidly adopting 2.5D and 3D multi-die designs as the significant benefits have become clear for applications like HPC, GPU, mobile, and AI/ML. Multi-die design technology has been quickly evolving with early experiences leading to the development of more advanced implementation and analysis techniques. For the past years, Synopsys and Ansys have …
Infineon Technologies
198 Champion Court, San Jose, CA, United States
About Event Join us at the Infineon GaN Roadshow stop in San Jose to experience the future of power! This one-day symposium will dive deep into Infineon's Gallium Nitride power transistors product strategy, GaN technology roadmap, and feature comprehensive application focus tracks on GaN combined with the complete Infineon power product portfolio to design best-in-class …
This is a hands-on workshop where the participants will get an opportunity to work with Ansys Medini and perform safety analysis through the Ansys virtual lab. TIME: November 19, 2024 10AM IST to 5PM IST Venue: Virtual Overview Ansys medini analyze is a model-based, integrated tool supporting safety analysis for safety-critical electrical and electronic (E/E) …
With the EE Cockpit in Allegro X System Capture, electrical engineers can run analyses during the schematic design phase without needing complicated analysis setups or specialized models to get meaningful results. With in-design analysis, they can provide accurate constraints to the PCB designer and verify that these constraints are met after the design is routed. …
Join us for the Ansys IDEAS India User Conference 2024 — a place to catch up on industry best practices and the latest Semiconductor design advances. IDEAS will explore future trends with keynotes from industry leaders and offer technical insights from expert chip designers from many of the world’s top semiconductor companies. Overview At this …
800 N Mary Ave
800 N Mary Ave, Sunnyvale, CA, United States
Learn, Network, and Accelerate Optical Design Innovation For this year’s event, we are excited to be discussing the latest in optical design and simulation, including topics on image simulation with the entire image chain, freeform optics, display technnology, high-performance computing for photonic devices, and other applications using the Optical Solutions suite of tools. More details …
Join experts from Rambus and PUF-based security solutions provider ICTK to learn how Rambus Root of Trust and Secure Authentication solutions combined with ICTK’s PUF technology can provide a highly robust hardware foundation to protect data, devices, and cloud. Our session will provide an overview of ICTK and its PUF technology, discuss the features and benefits of Root of Trust …
Join us for an insightful webinar series, where we explore the rapidly evolving automotive landscape. We will focus on the rise of autonomous and electric vehicles, highlighting key trends such …
Webinar Summary In this webinar, we will illustrate how Automated AFM can be applied in the most current hybrid bonding technology nodes and wafer processing steps, and its suitability for labs and fabs working on new bonding device design. The following topics will be discussed: Key Automated AFM features for process control in high volume …
Signia by Hilton San Jose
170 S Market St, San Jose, CA, United States
Date: Nov. 21, 2024 Time: SIA Reception at 5:00 pm Dinner, Awards Presentations, & Keynote Remarks at 6:30 pm After-Dinner Reception at 8:30 pm Location: Signia by Hilton San Jose 170 S Market St San Jose, Calif.95113 REGISTER HERE
Semiconductor and integrated circuit developments continue to proceed at an incredible pace. The industry as a whole has gotten to this point of incredible complexity through the process of countless breakthroughs and developments in wafer fab processing. Today's wafer fab contains some of the most complex and intricate procedures ever developed by mankind. Wafer Fab Processing is …
As AI adoption grows, distribution system complexity increases, making reliability efforts crucial. Failures can be categorized and the current health monitoring schemes are closely tier to qualification methods. However, their high complexity causes lack of widespread solutions and market adoption. Infineon's Power System Reliability Modeling bridges the gap between component and system reliability, enabling in-field …
We are holding a free virtual training course specifically tailored for automotive OEMs, suppliers, and semiconductor industry professionals. This course will equip you with a better understanding of the software …
