You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today!
WP_Term Object
(
[term_id] => 14325
[name] => Accellera
[slug] => accellera
[term_group] => 0
[term_taxonomy_id] => 14325
[taxonomy] => category
[description] =>
[parent] => 386
[count] => 28
[filter] => raw
[cat_ID] => 14325
[category_count] => 28
[category_description] =>
[cat_name] => Accellera
[category_nicename] => accellera
[category_parent] => 386
[is_post] =>
)
WP_Term Object
(
[term_id] => 14325
[name] => Accellera
[slug] => accellera
[term_group] => 0
[term_taxonomy_id] => 14325
[taxonomy] => category
[description] =>
[parent] => 386
[count] => 28
[filter] => raw
[cat_ID] => 14325
[category_count] => 28
[category_description] =>
[cat_name] => Accellera
[category_nicename] => accellera
[category_parent] => 386
[is_post] =>
)
At DAC in just three weeks you can learn about which EDA vendors are supporting the latest UVM 1.1d (Universal Verification Methodology) standard as defined by Accellera. One of those EDA vendors is Aldec, and they have a 45 minute technical session that you can register for online. Space will fill up quickly, so get signed up sooner… Read More
The Accellera Systems Initiative, most well-known for driving the standardization of various aspects of Verilog and SystemVerilog before handing the standards off to the IEEE, has announced that nominations are open for the 2013 Technical Excellence Award. This recognizes outstanding contributions in the creation of EDA… Read More