WP_Term Object
(
    [term_id] => 17734
    [name] => Mirabilis Design
    [slug] => mirabilis-design-ip
    [term_group] => 0
    [term_taxonomy_id] => 17734
    [taxonomy] => category
    [description] => 
    [parent] => 178
    [count] => 15
    [filter] => raw
    [cat_ID] => 17734
    [category_count] => 15
    [category_description] => 
    [cat_name] => Mirabilis Design
    [category_nicename] => mirabilis-design-ip
    [category_parent] => 178
    [is_post] => 
)
Banner (5) 
WP_Term Object
(
    [term_id] => 17734
    [name] => Mirabilis Design
    [slug] => mirabilis-design-ip
    [term_group] => 0
    [term_taxonomy_id] => 17734
    [taxonomy] => category
    [description] => 
    [parent] => 178
    [count] => 15
    [filter] => raw
    [cat_ID] => 17734
    [category_count] => 15
    [category_description] => 
    [cat_name] => Mirabilis Design
    [category_nicename] => mirabilis-design-ip
    [category_parent] => 178
    [is_post] => 
)
Mirabilis Design
Posted on

System-Level Modeling using your Web Browser

System-Level Modeling using your Web Browser
by Daniel Payne on 09-27-2021 at 10:00 am
Categories: IP, Mirabilis Design

VisualSim example

I’ve simulated IC designs at the transistor-level with SPICE, gate-level, RTL with Verilog, and even used cycle-based functional simulators. Sure, they each worked well, but only for the domain and purpose they were designed for. Industry analyst, Gary Smith predicted that the IC world would soon move to system-level… Read More

Posted on

WEBINAR: Architecture Exploration of System-on-chip using VisualSim Hybrid RISC-V and ARM Processor library

WEBINAR: Architecture Exploration of System-on-chip using VisualSim Hybrid RISC-V and ARM Processor library
by Daniel Nenni on 07-26-2021 at 6:00 am
Categories: Events, IP, Mirabilis Design, RISC-V

Aug5 TechTalk 2

80% of specification optimization and almost 100% of the performance/power trade-offs can be achieved during architecture exploration of product design.  RISC-V offers a huge opportunity with lots of pipeline and instruction set enhancement opportunities.  Can it really attain the utopian success that people are looking… Read More

Posted on

Architecture Exploration with Miribalis Design

Architecture Exploration with Miribalis Design
by Deepak Shankar on 07-23-2021 at 6:00 am
Categories: IP, Mirabilis Design

AE1

Architectural exploration is a vast area of engineering design. It starts with the planning phase where the designer will have the list of requirements from the customer and the rough architecture most likely on a paper. Next is to assemble the model and conduct variety of trade-offs for optimization and functional studies to … Read More

Posted on

CEO Interview: Deepak Shankar of Mirabilis Design

CEO Interview: Deepak Shankar of Mirabilis Design
by Daniel Nenni on 06-11-2021 at 6:00 am
Categories: CEO Interviews, IP, Mirabilis Design

Deepak Shankar Mirabilis

The founder of Mirabilis Design, Mr. Shankar has over two decades of experience in management and marketing of system level design tools. Prior to establishing Mirabilis Design, he held the reins as Vice President, Business Development at MemCall, a fabless semiconductor company and SpinCircuit, a joint venture of industry… Read More

Posted on

Webinar: System Level Modeling and Analysis of Processors and SoC Designs

Webinar: System Level Modeling and Analysis of Processors and SoC Designs
by Daniel Payne on 05-10-2021 at 10:00 am
Categories: Events, IP, Mirabilis Design

exploration flow min

Engineers love to optimize their designs, but that implies that there are models and stimulus to automate the process.  Process engineers have TCAD tools, circuit designers have SPICE for circuit simulation, logic designers have gate-level simulators, RTL designers use logic simulation, but what is there for the system architects… Read More