wide 1
WP_Term Object
(
    [term_id] => 157
    [name] => EDA
    [slug] => eda
    [term_group] => 0
    [term_taxonomy_id] => 157
    [taxonomy] => category
    [description] => Electronic Design Automation
    [parent] => 0
    [count] => 4192
    [filter] => raw
    [cat_ID] => 157
    [category_count] => 4192
    [category_description] => Electronic Design Automation
    [cat_name] => EDA
    [category_nicename] => eda
    [category_parent] => 0
    [is_post] => 
)

Jitter: The Overlooked PDN Quality Metric

Jitter: The Overlooked PDN Quality Metric
by Admin on 06-30-2025 at 6:00 am

Figure 1 – Accumulated jitter

Bruce Caryl is a Product Specialist with Siemens EDA

The most common way to evaluate a power distribution network is to look at its impedance over the effective frequency range. A lower impedance will produce less noise when transient current is demanded by the IC output buffers. However, this transient current needs to be provided… Read More


Reachability in Analog and AMS. Innovation in Verification

Reachability in Analog and AMS. Innovation in Verification
by Bernard Murphy on 06-26-2025 at 6:00 am

Innovation New

Can a combination of learning-based surrogate models plus reachability analysis provide first pass insight into extrema in circuit behavior more quickly than would be practical through Monte-Carlo analysis? Paul Cunningham (GM, Verification at Cadence), Raúl Camposano (Silicon Catalyst, entrepreneur, former Synopsys… Read More


Enabling RISC-V & AI Innovations with Andes AX45MPV Running Live on S2C Prodigy S8-100 Prototyping System

Enabling RISC-V & AI Innovations with Andes AX45MPV Running Live on S2C Prodigy S8-100 Prototyping System
by Daniel Nenni on 06-24-2025 at 6:00 am

Andesbanner

Qualifying an AI-class RISC-V SoC demands proving that wide vectors, deep caches, and high-speed I/O operate flawlessly long before tape-out. At the recent Andes RISC-V Conference, Andes Technology and S2C showcased this by successfully booting a lightweight large language model (LLM) inference on a single S2C Prodigy™ S8-100… Read More


DAC News – A New Era of Electronic Design Begins with Siemens EDA AI

DAC News – A New Era of Electronic Design Begins with Siemens EDA AI
by Mike Gianfagna on 06-23-2025 at 10:00 am

DAC News – A New Era of Electronic Design Begins with Siemens EDA AI

AI is the centerpiece of DAC this year. How to design chips to bring AI algorithms to life, how to prevent AI from hacking those chips, and of course how to use AI to design AI chips. In this latter category, there were many presentations, product announcements and demonstrations. I was impressed by many of them. But an important observation… Read More


Podcast EP293: 3DIC Progress and What’s Coming at DAC with Dr. John Ferguson and Kevin Rinebold of Siemens EDA

Podcast EP293: 3DIC Progress and What’s Coming at DAC with Dr. John Ferguson and Kevin Rinebold of Siemens EDA
by Daniel Nenni on 06-20-2025 at 8:00 am

Dan is joined by Dr. John Ferguson, Director of Product Management for the Calibre nmDRC and 3DIC related products for Siemens EDA. John has worked extensively in the area of physical design verification. Holding several patents, he is also a frequent author in the physical design and verification domain. Current activities … Read More


Keysight at the 2025 Design Automation Conference #62DAC

Keysight at the 2025 Design Automation Conference #62DAC
by Daniel Nenni on 06-19-2025 at 10:00 am

62nd DAC SemiWiki

Keysight Showcases AI-Ready EDA and Multi-Physics Innovation at #62DAC

Design engineers attending #62DAC who focus on Design Data & IP Management, Analog, Mixed-Signal, RFIC, MMIC, or Multi-Physics should make booth #1408 a top destination. I had the opportunity to speak with Simon Rance, General Manager & Business… Read More


Infinisim at the 2025 Design Automation Design Conference #62DAC

Infinisim at the 2025 Design Automation Design Conference #62DAC
by Daniel Nenni on 06-19-2025 at 8:00 am

62nd DAC SemiWiki

Clock Matters: What Infinisim Is Showcasing at DAC 2025
Optimize by Finding and Fixing Errors Across the Entire Clock Domain

The clock domain is the heartbeat of every high-performance SoC—and at DAC 2025, Infinisim is redefining how design teams approach clock optimization with speed, precision, and confidence.

If you’re… Read More


The Siemens Questa plus AI Story Gathers Momentum

The Siemens Questa plus AI Story Gathers Momentum
by Bernard Murphy on 06-19-2025 at 6:00 am

Questa One plus AI min

I wrote recently about a Siemens pre-announcement at DVCon on their directions in simulation+AI. On May 13th they officially announced a full spectrum of capabilities under the brand Questa One. Abhi Kolpekwar (VP/GM at Siemens EDA) more fully fleshed out the story for me. I asked why Siemens is late to this simulation+AI party.… Read More


Empyrean at the 2025 Design Automation Conference #62DAC

Empyrean at the 2025 Design Automation Conference #62DAC
by Daniel Nenni on 06-18-2025 at 10:00 am

62nd DAC SemiWiki

Empyrean at DAC 2025: Full-Flow AMS/PMIC, SPICE Simulation, and AI-Accelerated Library Characterization

Empyrean returns to DAC 2025, showcasing our most advanced EDA solutions that power next-generation chip designs. This year, we spotlight three critical innovation areas:

AMS & PMIC Design Solutions

Empyrean … Read More


Aniah at the 2025 Design Automation Conference #62DAC

Aniah at the 2025 Design Automation Conference #62DAC
by Daniel Nenni on 06-18-2025 at 8:00 am

62nd DAC SemiWiki

For its 3rd DAC, Aniah comes to the show with a special treat for its customer : its new Analog Design Assistant, Amigo, makes analog and mixed-signal design engineers more productive every day. This product complements Aniah’s widely deployed, transistor-level verification solution, OneCheck.

Aniah is an EDA startup founded… Read More