You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today!
WP_Term Object
(
[term_id] => 25005
[name] => ChipAgents AI
[slug] => chipagents-ai
[term_group] => 0
[term_taxonomy_id] => 25005
[taxonomy] => category
[description] =>
[parent] => 157
[count] => 14
[filter] => raw
[cat_ID] => 25005
[category_count] => 14
[category_description] =>
[cat_name] => ChipAgents AI
[category_nicename] => chipagents-ai
[category_parent] => 157
[is_post] =>
)
WP_Term Object
(
[term_id] => 25005
[name] => ChipAgents AI
[slug] => chipagents-ai
[term_group] => 0
[term_taxonomy_id] => 25005
[taxonomy] => category
[description] =>
[parent] => 157
[count] => 14
[filter] => raw
[cat_ID] => 25005
[category_count] => 14
[category_description] =>
[cat_name] => ChipAgents AI
[category_nicename] => chipagents-ai
[category_parent] => 157
[is_post] =>
)
By Kanav Arora, ML Researcher at ChipAgents
Most hardware teams already understand why formal verification matters. It can expose corner cases that simulation may never reach and establish critical behaviors across the modeled state space.
The unresolved question is not whether formal works. It is why formal remains a specialist… Read More
AI-powered platform identified four critical SoC bugs and helped prevent up to two weeks of potential development delays
Semiconductor verification is increasingly constrained not by simulation capacity, but by the engineering effort required to understand why a simulation failed. Modern ASIC and system-on-chip designs… Read More
Making the AI wave at DAC 2026 in Long Beach
DAC comes to Long Beach for the first time in 2026, with artificial intelligence expected to be one of the central topics across the conference program and exhibition floor.
For semiconductor design and verification teams, the discussion has moved beyond whether AI can assist engineers.… Read More
Daniel is joined by William Wang the CEO and Founder of ChipAgents.ai, the category-leading agentic AI platform for advancing agent-based AI approaches for semiconductor workflows. He is also the Mellichamp Endowed Chair Professor of AI and Designs at UC Santa Barbara, and a global leader in fundamental AI research. He founded… Read More
Highlights from a recent panel session moderated by Ed Sperling (Semiconductor Engineering) featuring Walden Rhines (Silvaco), Vincent Wong (Verific), Dave Kelf (Breker Verification Systems), Shelly Henry (MooresLab AI), Ann Wu (Silimate), and Cindy Cui (ChipAgents). The panel session was hosted by Electronic System … Read More
William Wang is a world-leading expert in artificial intelligence, specializing in generative AI and large language models. As the Founder, CEO, and Chairman of Alpha Design AI, he brings a wealth of experience from academia and industry, having previously shipped Amazon Q at Amazon AWS Bedrock
A Mellichamp Chair Professor … Read More
I have seen a lot of EDA tool demos in my time. More than I want to admit. The perceived quality of the demo usually came down to a combination of the speed of the tool, quality of results and the ease of navigating through the graphical user interface. For the last item, how easy the interface was on the eyes, how clear were the relationships… Read More
I should admit up front that I don’t have a scientific answer to this comparison, but I do have a reasonably informed gut feel, at least for the near-term. The reason I ask the question is that automated RTL generation grabs headlines with visions of designing chips through natural language prompts, making design widely accessible.… Read More
On July 9, 2025, a DACtv session with Zackary Glazewski of ChipAgents AI introduced Waveform Agents, an AI-driven solution by Chip Agents designed to tackle the complex challenge of waveform debugging in semiconductor design. The speaker highlighted the difficulties of traditional waveform debugging and demonstrated how… Read More
Innovation is never ending in verification, for performance, coverage, connection to verification plans and other aspects of DV. But debug, accounting for 40% of the verification cycle, has remained stubbornly resistant to significant automation. Debug IDEs help to visualize but don’t address the core problem: given a failure,… Read More