You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!

Already a member? Log In

November 30, 2016

OpenCL hits FPGA-based prototyping modules

OpenCL hits FPGA-based prototyping modules
by Don Dingee on 11-30-2016 at 4:00 pm
Categories: FPGA, S2C

OpenCL brings algorithm development into a unified programming model regardless of the core, working across CPUs, GPUs, DSPs, and even FPGAs. Intel has been pushing OpenCL programming for some time, particularly at the high end with “Knights Landing” processors. Where other vendors are focused on straight-up C high-level … Read More

November 2, 2016June 14, 2019

Protium for the win in software development

Protium for the win in software development
by Don Dingee on 11-02-2016 at 4:00 pm
Categories: Cadence, EDA, Xilinx

Cadence Design Systems is a long-standing provider in hardware emulation, but a relative newcomer to FPGA-based prototyping. In an upcoming lunch and learn session on November 11 in San Jose, Cadence teams will be outlining their productivity strategy. What’s different with their approach and why is this worth a lunch?… Read More

October 19, 2016

S2C adds support for Juno ARM dev platform

S2C adds support for Juno ARM dev platform
by Don Dingee on 10-19-2016 at 4:00 pm
Categories: ARM, FPGA, IP, S2C

We’ve had several blogs introducing the Juno ARM Development Platform as a vehicle for ARMv8-A software development. S2C has jumped in with a module connecting their FPGA-based prototyping platform to the Juno, enabling more advanced IP… Read More

August 19, 2016June 14, 2019

More on HAPS hybrid prototyping for ARMv8 with Linaro

More on HAPS hybrid prototyping for ARMv8 with Linaro
by Don Dingee on 08-19-2016 at 4:00 pm
Categories: IP, Synopsys

A few weeks ago we previewed a Synopsys webinar describing how they are linking the ARM Juno Development Platform with the HAPS-80 and HAPS ProtoCompiler environment. I’ve had a look at the archived event and have some additional thoughts.… Read More

July 15, 2016June 14, 2019

Webinar alert – Hybrid prototyping for ARMv8

Webinar alert – Hybrid prototyping for ARMv8
by Don Dingee on 07-15-2016 at 4:00 pm
Categories: ARM, Events, FPGA, IP, Synopsys

All the talk about ARM server SoCs has been focused on who will come up with the breakthrough chip design. Watching trends like OPNFV develop suggests the big breakthrough is more likely to come on the ARMv8 software side. How do you quickly validate ARMv8 software when you don’t have the exact ARMv8 SoC target?… Read More

July 13, 2016

Time-saving modules expand Prototype Ready family

Time-saving modules expand Prototype Ready family
by Don Dingee on 07-13-2016 at 4:00 pm
Categories: FPGA, S2C

A big advantage of FPGA-based prototyping is the ability to run real-world I/O at-speed, significantly faster and more accurately than hardware emulation systems typically requiring a protocol adapter. Dealing with real-world I/O means more thorough verification of SoC integration, and the opportunity to optimize systems… Read More

May 20, 2016June 14, 2019

Aldec extends FPGA and ASIC flows at DAC

Aldec extends FPGA and ASIC flows at DAC
by Don Dingee on 05-20-2016 at 4:00 pm
Categories: Aldec, EDA

Aldec tools and services have long been associated with FPGA designs. As FPGAs have evolved toward more RTL-based designs, the similarities between a modern FPGA verification flow and an ASIC verification flow often leave them looking virtually the same. … Read More

May 18, 2016

S2C tutorial and PROTOTYPICAL debut at DAC

S2C tutorial and PROTOTYPICAL debut at DAC
by Don Dingee on 05-18-2016 at 4:00 pm
Categories: Automotive, FPGA, IoT, S2C

It’s been a busy few days here in Canyon Lake, and we’re ready to share exciting news in advance of #53DAC coming up on Monday, June 6[SUP]th[/SUP]. S2C is offering a technical program tutorial on “Overcoming the Challenges of FPGA Prototyping” followed by the launch of our latest book project, “PROTOTYPICAL”, including a field… Read More

April 15, 2016June 14, 2019

Debugging is the whole point of prototyping

Debugging is the whole point of prototyping
by Don Dingee on 04-15-2016 at 4:00 pm
Categories: EDA, Synopsys

The prototype is obviously the end goal of FPGA-based prototyping, however success of the journey relies on how quickly defects can be found and rectified. Winning in the debug phase involves a combination of methodology, capability, and planning. Synopsys recently aired a webinar on their HAPS environment and its debug ecosystem.… Read More

April 8, 2016June 14, 2019

Webinar alert – Taking UVM to the FPGA bank

Webinar alert – Taking UVM to the FPGA bank
by Don Dingee on 04-08-2016 at 4:00 pm
Categories: Aldec, EDA

UVM has become a preferred environment for functional verification. Fundamentally, it is a host based software simulation. Is there a way to capture the benefits of UVM with hardware acceleration on an FPGA-based prototyping system? In an upcoming webinar, Doulos CTO John Aynsley answers this with a resounding yes.… Read More

Instance

Array
(
    [node_name] => fpga-based prototyping
    [node_id] => Array
        (
            [0] => 2
            [1] => 283
        )

)

Instance

Array
(
    [node_name] => 
    [node_id] => Array
        (
            [0] => 2
            [1] => 283
        )

    [title] => Recent Forum Threads
)

Threads

Recent Forum Threads

New Apple iPhones (meh)

latest reply by Arthur Hanson on September 16, 2019

started by Daniel Nenni on September 12, 2019
World's First Tech Ambassador

started by Arthur Hanson on September 13, 2019
Physical Design Engineers @ Apple, Munich, Germany

started by nickatapple on September 12, 2019
Graphics Systems Verification Engineer @ Apple, UK

started by nickatapple on September 12, 2019
GPU Modelling Engineers @ Apple, UK

started by nickatapple on September 12, 2019
VLSI Design Methodology Development Webinar Replay and Follow up Q&A!

latest reply by Tom Dillinger on September 12, 2019

started by Daniel Nenni on September 5, 2019
Memory Forecast to Account for 43% of Total 2019 Semi Spending

started by Daniel Nenni on September 10, 2019
TSMC Recruitment 2019!

started by Daniel Nenni on September 9, 2019
Materials Engineer, PhD with 6+ years experience aiming for Process Development or R&D

started by Dilek_ISIK on September 8, 2019
TSMC to Change the World Again

latest reply by Daniel Nenni on September 6, 2019

started by Arthur Hanson on August 22, 2019

Array ( [0] => tribe-events-list-widget-5 [1] => search-2 [2] => text-6 [3] => media_image-8 [4] => media_image-4 [5] => media_image-7 [6] => media_image-2 [7] => media_image-3 )

Tribe__Events__List_Widget Instance: 5Array ( [title] => Upcoming Events [limit] => 5 [no_upcoming_events] => [featured_events_only] => [jsonld_enable] => 1 [rw_opt] => Array ( [widget_select] => 1 [cpt_page] => 1 [others_author_archive] => 1 [others_404_page] => 1 [others_blog_page] => 1 ) [display_widget_mobile] => 1 )

Upcoming Events

WP_Widget_Search Instance: 2Array ( [display_widget_title] => on [title] => Search Semiwiki [rw_opt] => Array ( [widget_select] => 1 [others_blog_page] => 1 [others_author_archive] => 1 [others_404_page] => 1 [cpt_page] => 1 ) [display_widget_mobile] => [rw_opt_exclude] => Array ( [pageid_274495] => 1 ) )

WP_Widget_Text Instance: 6Array ( [title] => [text] =>

How ASIC/SoC Prototyping Solutions Can Help You! Reusing Your IPs & PDKs Successfully With Cadence® Virtuoso® Taiwan ESD Workshop Recording Reduce Risk and Improve Quality of AMS IP’s using AI-Powered Automated Timing Arc Prediction Finding Your Way Through Verification (Text) REPLAY: GPU-Powered SPICE: The Way Forward for Analog Simulation REPLAY: Avoiding CDM (Charged Device Model) ESD Failures REPLAY: eFPGA – "What a great idea! But I have no idea how I’d use it!" REPLAY: Ensuring System-level Security Through Hardware/Software Security Verification REPLAY: Fabless: The Transformation of the Semiconductor Industry REPLAY: The Brave New World of Customized Memory REPLAY: Embedded FPGA: The Fabric for Optimized Machine Learning REPLAY: VLSI Design Methodology Development REPLAY: Lightspeed Data Sync - Design Workspace Problems Solved! REPLAY: Desinging Complex SoCs and Dealing with Multiple File Formats? [filter] => 1 [visual] => 1 [rw_opt] => Array ( [widget_select] => 1 [others_front_page] => 1 [category_96] => 1 [category_6435] => 1 [category_95] => 1 [category_157] => 1 [category_50] => 1 [category_13] => 1 [category_90] => 1 [category_89] => 1 [category_3611] => 1 [category_178] => 1 [category_14418] => 1 [category_51] => 1 [category_97] => 1 [cpt_page] => 1 [others_blog_page] => 1 [category_44] => 1 [category_5] => 1 [category_32] => 1 [category_22] => 1 ) [display_widget_mobile] => 1 )

WP_Widget_Media_Image Instance: 8Array ( [display_widget_title] => on [attachment_id] => 275190 [url] => https://semiwiki.com/wp-content/uploads/2019/09/Threshold-Systems-Ad-300x300.jpg [title] => Home/Default Page Advertisement 4 [size] => medium [width] => 400 [height] => 400 [caption] => [alt] => [link_type] => custom [link_url] => https://secure.thresholdsystems.com/Training/AdvancedCMOSTechnology.aspx [image_classes] => [link_classes] => [link_rel] => [link_target_blank] => [image_title] => Home/Default Page Advertisement 4 [display_widget_mobile] => [rw_opt] => Array ( [widget_select] => 1 [category_96] => 1 [category_14325] => 1 [category_6435] => 1 [category_95] => 1 [category_157] => 1 [category_50] => 1 [category_90] => 1 [category_151] => 1 [category_386] => 1 [others_front_page] => 1 [others_blog_page] => 1 ) )

WP_Widget_Media_Image Instance: 4Array ( [display_widget_title] => on [attachment_id] => 273722 [url] => https://semiwiki.com/wp-content/uploads/2019/07/esilicon-samtec-wild-river-high-performance-webinar-VIDEO-20190719-400x400.png [title] => Home/Default Page Advertisement 3 [size] => full [width] => 400 [height] => 400 [caption] => [alt] => [link_type] => custom [link_url] => http://info.esilicon.com/high-performance-communications-webinar-video-login?utm_source=semiwiki&utm_medium=ad&utm_campaign=high-perf-video-and-white-paper-20190712 [image_classes] => [link_classes] => [link_rel] => [link_target_blank] => 1 [image_title] => Home/Default Page Advertisement 3 [rw_opt] => Array ( [widget_select] => 1 [pageid_196276] => 1 [category_95] => 1 [category_12] => 1 [category_7] => 1 [category_50] => 1 [category_90] => 1 [category_89] => 1 [category_94] => 1 [category_97] => 1 [category_6435] => 1 [category_3611] => 1 [category_96] => 1 ) [display_widget_mobile] => )

WP_Widget_Media_Image Instance: 7Array ( [display_widget_title] => on [attachment_id] => 273370 [url] => https://semiwiki.com/wp-content/uploads/2019/07/Tom-Dillinger-Book.jpg [title] => Home/Default Page Advertisement 6 [size] => full [width] => 380 [height] => 499 [caption] => [alt] => [link_type] => custom [link_url] => https://play.google.com/store/books/details/Thomas_Dillinger_VLSI_Design_Methodology_Developme?id=5aaeDwAAQBAJ [image_classes] => [link_classes] => [link_rel] => [link_target_blank] => 1 [image_title] => Home/Default Page Advertisement 6 [display_widget_mobile] => [rw_opt] => Array ( [widget_select] => 1 ) )

WP_Widget_Media_Image Instance: 2Array ( [display_widget_title] => on [attachment_id] => 275327 [url] => https://semiwiki.com/wp-content/uploads/2019/09/CEVA_banner_NeuPro-S_SemiWiki_400x400_190916.jpg [title] => Home/Default Page Advertisement 1 [size] => full [width] => 400 [height] => 400 [caption] => [alt] => [link_type] => custom [link_url] => https://www.ceva-dsp.com/product/ceva-neupro/ [image_classes] => [link_classes] => [link_rel] => [link_target_blank] => 1 [image_title] => [rw_opt] => Array ( [widget_select] => 1 [pageid_196276] => 1 [category_96] => 1 [category_13] => 1 [category_95] => 1 [category_12] => 1 [category_7] => 1 [category_50] => 1 [category_90] => 1 [category_89] => 1 [category_94] => 1 [category_97] => 1 [category_22] => 1 [category_6435] => 1 [category_3611] => 1 [category_57] => 1 [others_blog_page] => 1 ) [display_widget_mobile] => )

WP_Widget_Media_Image Instance: 3Array ( [display_widget_title] => on [attachment_id] => 275272 [url] => https://semiwiki.com/wp-content/uploads/2019/09/on-chip_variation_and_the_sign-off_semiwi_promo2.jpg [title] => Home/Default Page Advertisement 2 [size] => full [width] => 400 [height] => 400 [caption] => [alt] => [link_type] => custom [link_url] => http://go.silvaco.com/on-chip_variation_and_the_sign-off [image_classes] => [link_classes] => [link_rel] => [link_target_blank] => 1 [image_title] => [rw_opt] => Array ( [widget_select] => 1 [pageid_196276] => 1 [category_13] => 1 [category_95] => 1 [category_12] => 1 [category_7] => 1 [category_50] => 1 [category_90] => 1 [category_89] => 1 [category_94] => 1 [category_97] => 1 [category_22] => 1 [category_6435] => 1 [category_3611] => 1 [category_96] => 1 [others_blog_page] => 1 ) [display_widget_mobile] => )

Recent_Posts_Widget_Extended Instance: 9Array ( [title] => Trending Now [title_url] => [ignore_sticky] => 1 [exclude_current] => 1 [limit] => 5 [offset] => 10 [order] => DESC [orderby] => date [post_type] => Array ( [0] => post ) [post_status] => publish [cat] => Array ( ) [tag] => Array ( ) [taxonomy] => [excerpt] => [length] => 10 [date] => [date_relative] => [date_modified] => [readmore] => [readmore_text] => Read More [comment_count] => [thumb] => [thumb_height] => 55 [thumb_width] => 55 [thumb_default] => http://images/semiwiki-small.png [thumb_align] => rpwe-alignleft [styles_default] => 1 [cssID] => [css_class] => [css] => .rpwe-block ul{ list-style: none !important; margin-left: 0 !important; padding-left: 0 !important; } .rpwe-block li{ border-bottom: 1px solid #eee; margin-bottom: 10px; padding-bottom: 10px; list-style-type: none; } .rpwe-block a{ display: inline !important; text-decoration: none; } .rpwe-block h3{ background: none !important; clear: none; margin-bottom: 0 !important; margin-top: 0 !important; font-weight: 400; font-size: 12px !important; line-height: 1.5em; } .rpwe-thumb{ border: 1px solid #eee !important; box-shadow: none !important; margin: 2px 10px 2px 0; padding: 3px !important; } .rpwe-summary{ font-size: 12px; } .rpwe-time{ color: #bbb; font-size: 11px; } .rpwe-comment{ color: #bbb; font-size: 11px; padding-left: 5px; } .rpwe-alignleft{ display: inline; float: left; } .rpwe-alignright{ display: inline; float: right; } .rpwe-aligncenter{ display: block; margin-left: auto; margin-right: auto; } .rpwe-clearfix:before, .rpwe-clearfix:after{ content: ""; display: table !important; } .rpwe-clearfix:after{ clear: both; } .rpwe-clearfix{ zoom: 1; } [before] => [after] => [rw_opt] => Array ( [widget_select] => 1 [others_front_page] => 1 [others_author_archive] => 1 [others_404_page] => 1 ) )

GTranslateWidget Instance: 3Array ( [title] => Google Translate [rw_opt] => Array ( [others_front_page] => 1 [others_author_archive] => 1 [others_404_page] => 1 [widget_select] => 1 ) [display_widget_mobile] => )

XF2_Latest_Posts_Widget Instance: 2Array ( [title] => Recent Forum Threads [title_url] => [ignore_sticky] => 0 [exclude_current] => 0 [limit] => 10 [offset] => 0 [order] => [orderby] => ID [post_type] => Array ( [0] => post ) [post_status] => [cat] => Array ( ) [tag] => Array ( ) [taxonomy] => [excerpt] => [length] => 0 [date] => [date_relative] => [date_modified] => [readmore] => [readmore_text] => [comment_count] => [thumb] => [thumb_height] => 0 [thumb_width] => 0 [thumb_default] => [thumb_align] => [styles_default] => [cssID] => [css_class] => [css] => [before] => [after] => [display_widget_mobile] => 1 [rw_opt] => Array ( [widget_select] => 1 [others_front_page] => 1 ) [sluglist] => ["jobs"," jobs-dashboard"," post-a-job"] )

Tag: fpga-based prototyping

OpenCL hits FPGA-based prototyping modules

Protium for the win in software development

S2C adds support for Juno ARM dev platform

More on HAPS hybrid prototyping for ARMv8 with Linaro

Webinar alert – Hybrid prototyping for ARMv8

Time-saving modules expand Prototype Ready family

Aldec extends FPGA and ASIC flows at DAC

S2C tutorial and PROTOTYPICAL debut at DAC

Debugging is the whole point of prototyping

Webinar alert – Taking UVM to the FPGA bank

Upcoming Events

FLIGHT USA

AI Hardware Summit

CWIEME Americas

What You Can Do While the Formal Run is...

Webinar: Should I Kill My Formal Run...

Recent Forum Threads

New Apple iPhones (meh)

World's First Tech Ambassador

Physical Design Engineers @ Apple, Munich, Germany

Graphics Systems Verification Engineer @ Apple, UK

GPU Modelling Engineers @ Apple, UK

VLSI Design Methodology Development Webinar Replay and Follow up Q&A!

Memory Forecast to Account for 43% of Total 2019 Semi Spending

TSMC Recruitment 2019!

Materials Engineer, PhD with 6+ years experience aiming for Process Development or R&D

TSMC to Change the World Again