You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
RISC-V have great adoption and momentum. One of the key benefits of RISC-V is the ability for SoC designers to extend its instruction sets to accelerate specific algorithms. Andes’ ACE (Andes Custom Extensions) allow customers to quickly create, prototype, validate and ultimately implement custom memories, dedicated ports… Read More
Andes Custom Extensions (ACE) is a enables designers to add custom extensions to the standard RISC-V ISA to accelerate compute bound algorithm operations. A FIR filter with 128 taps in C code consumes 1600 RISC V CPU cycles. A custom extension can cut this function to 128 cycles. ACE makes… Read More
RISC-V is revolutionizing the future of Artificial Intelligence (AI) in industries such as automotive, data center, communications, and IoT. Its open-source instruction set architecture (ISA) provides higher performance, lower power, and compact silicon footprint, features highly desired by these industry segments.… Read More
Dan is joined by Charlie Cheng, Managing Director of Polyhedron. Prior to that, Charlie was the CEO of Kilopass Technology, where he grew the core memory business into a successful acquisition by Synopsys. Before that, Charlie was an Entrepreneur in Residence at US Venture Partners and a Corporate VP at Faraday Technology, a Taiwanese… Read More
Andes Technology is going to host a webinar at 17:00 PM on February 22 (Japan Standard Time (JST) and Korea Standard Time (KST)). Andes speakers will present Andes comprehensive hardware and software solutions. Samuel Chiang, Deputy Technical Director of Marketing, will present a wide range of applications which… Read More
In order to foster stronger collaboration on RISC-V across the computing industry, RISC-V CON focuses on this disruptive technology, demonstrating its benefits and identifying commercial strategies. Through RISC-V CON, the RISC-V community and ecosystem can share the most up-to-date development and RISC-V based products
Andes is growing rapidly, and we are hiring RISC-V talent!
We are excited to host a virtual hiring event where all levels of engineers with an interest in CPU, microarchitecture, RTL, or pre-silicon verification are encouraged to attend! Please join to learn about our corporate culture, growth opportunities, and
Andes Technology, a Taiwanese CPU core IP company, began phasing out its proprietary processing architecture in favor of RISC-V in 2015, as it prepared… Read More
In specifying the features, functions, and requirements of a main processor and AI accelerator (NPU), system engineers and chip architects often don’t consider use cases. In this webinar, Expedera VP of Marketing Paul Karazuba and Andes Technology Director of Field Applications John Min will examine
