
Webinar: Synopsys Collaboration Framework to Boost SoC/Chiplet Architecture Performance Analysis and Optimization
March 13 @ 9:00 AM - 10:00 AM

Date: March, 13 – 9 a.m. PST
Using virtual prototypes alongside early accessible performance models of new SoC or Chiplet architectures has become the de facto standard for early architecture performance modeling, exploration, and analysis. However, as designs and tools become increasingly complex, these virtual prototypes are becoming more challenging for untrained users to utilize. KPIs of interest to stakeholders are often communicated manually, and the IP protection required for sharing benchmark results, models, or workloads across the ecosystem can be ad hoc.
Featured Speaker:
- Holger Keding, Solutions Application Engineer, Synopsys
Why You Should Attend:
- Simplify Access to Data: PADKs make architecture performance data easily accessible.
- Enhance Collaboration: PADKs enable seamless collaboration via a web-based frontend.
- Streamline Data Access: Understand the ease of packaging and uploading performance models to the cloud.
- Create & Share Dashboards: create updatable dashboards that replace manual reports.
- Protect IP: Learn about secure sharing of benchmark workloads.
- Optimize Performance analysis using PADKs.
- Run Cloud Simulations
- Use Case Highlights: Get a comprehensive overview of PADK creation, performance analysis, dashboard creation and sharing, and running cloud-based simulations.
Featured Speaker

Holger Keding
Solutions Application Engineer, Synopsys
Holger is a Solutions Application Engineer in the Systems Design Group at Synopsys, focusing on Virtual Prototyping for early SoC architecture exploration and optimization. Holger is working with Synopsys customers and partners worldwide on system-level virtual prototyping solutions for early architecture exploration, performance and power analysis, and system validation. Holger also has a technical background in communication design and HDL Verification.
IEDM 2025 – TSMC 2nm Process Disclosure – How Does it Measure Up?