Architecture Exploration of Processors and SoC to trade off power and performance 5
WP_Term Object
(
    [term_id] => 157
    [name] => EDA
    [slug] => eda
    [term_group] => 0
    [term_taxonomy_id] => 157
    [taxonomy] => category
    [description] => Electronic Design Automation
    [parent] => 0
    [count] => 3303
    [filter] => raw
    [cat_ID] => 157
    [category_count] => 3303
    [category_description] => Electronic Design Automation
    [cat_name] => EDA
    [category_nicename] => eda
    [category_parent] => 0
)

IC Layout Tools from Japan at DAC

IC Layout Tools from Japan at DAC
by Daniel Payne on 06-14-2012 at 10:29 am

Last Monday I met with Nobuto Ono, VP Business development at Jedat (Japan EDA Technologies) while attending the DAC conference.

The company started in Tokyo and is Ex Seiko Instruments, in 2004.

Main product – layout editor for IC (SX 9000). New system is ALpha SX in 2002. 2007 listed on JASDAQ market. Like Virtuoso tools, based on OA for AMS design.

Major Customers – IDM, mask maker, LCD companies, over 200 companies mostly Japanese. A few Chinese LCD customers.

Vision – automate custom IC design tools. Analog placement – Anchor Floorplan Package (better than Virtuoso). Cadence has Modgen, and Jedat is not presenting this in US market now.

Support iPDK and member of IPL.

IR Drop Analysis – PowerVolt, HayateDCC.

Waveform viewer – SpiceChart

Design Constraint Checker – HayatoDCC

Floorplan Package – schematic capture and constraint management system for floorplanning. Based on OA database. Schematic driven layout. Read constraints from schematic, then auto place MOS devices. Analog block placement is automated. Can have a different layout hierarchy than schematic hierarchy. Result of automatic placement for a filter takes maybe 30 minutes.

– no router yet, however use the Pulsic router as an engine. Can change the layout shape of any block from rectangular to rectilinear.

IR Drop tool – Anchor PowerVolt
– custom design IR drop tool, analog design and ER analysis.
– both static and dynamic analysis at the transistor level.
– demo of a Power MOS device. For transient analysis you supply the input stimulus. Viewer shows the mesh used for analysis, then colors of the rainbow used to show current density levels, animated as a function of time. Visualize current flow direction with arrows.
– EM issues is determined by viewing the current density rules.
– Also supports substrate currents.

Final demo – LCD circuit, analyze ISS currents.

Summary
Jedat has their own IC layout tools plus has partnered with other EDA vendors to offer IC sub-flows. The big challenge is name recognition against a crowded field of more well-known EDA suppliers.

Share this post via:

Comments

4 Replies to “IC Layout Tools from Japan at DAC”

You must register or log in to view/post comments.