Bronco Webinar SemiWiki
WP_Term Object
(
    [term_id] => 157
    [name] => EDA
    [slug] => eda
    [term_group] => 0
    [term_taxonomy_id] => 157
    [taxonomy] => category
    [description] => Electronic Design Automation
    [parent] => 0
    [count] => 4495
    [filter] => raw
    [cat_ID] => 157
    [category_count] => 4495
    [category_description] => Electronic Design Automation
    [cat_name] => EDA
    [category_nicename] => eda
    [category_parent] => 0
    [is_post] => 
)

Bronco AI at DAC 2026, What a Difference a Year Makes

Bronco AI at DAC 2026, What a Difference a Year Makes
by Mike Gianfagna on 08-26-2026 at 6:00 am

Bronco AI at DAC 2026, What a Difference a Year Makes

During my time at DAC 2026 I felt like I was attending two events. One was the traditional DAC where approaches to designing complex chips using the best tools and methodologies were the focus. There was another focus for the conference. This one was like the traditional DAC with an important difference. Here, the discussion centered… Read More


Synopsys Wins the AI Silicon Brain Drain

Synopsys Wins the AI Silicon Brain Drain
by Daniel Nenni on 08-25-2026 at 4:00 pm

Synopsys Wins the AI SIlicon Brain Drain

The reported move of Amit Gupta, Jeff Dyck, and Ryan Silk from Siemens EDA to Synopsys matters because this is more than a routine transfer of experienced executives and engineers. Together, the three represent a concentrated body of expertise in applying artificial intelligence to semiconductor design—one of the most strategically… Read More


Webinar: Warpage has a Timing Problem

Webinar: Warpage has a Timing Problem
by Daniel Nenni on 08-25-2026 at 9:00 am

Thermo mechanical (1)

In advanced packaging, warpage is rarely a modeling problem. It is a timing problem.

JOHN BRUGGEMAN


By the time many advanced packages undergo high-fidelity thermo-mechanical analysis, a long chain of decisions has already been made. Stackup. Materials. Die placement. Package architecture. Each decision constrains the Read More


Optimizing for Thermoelastic in Package and PCB Design from the Outset

Optimizing for Thermoelastic in Package and PCB Design from the Outset
by Bernard Murphy on 08-25-2026 at 6:00 am

Vinci image

Signoff-quality design tools are mandatory for signoff, though not so good for early design exploration. Signoff demands high accuracy in design description and high precision in analysis. The first requirement can’t be met early in design where architecture decisions are still in flux, and the second depends on very detailed… Read More


Avestra: Agentic AI for SystemVerilog Assertion Generation

Avestra: Agentic AI for SystemVerilog Assertion Generation
by Daniel Nenni on 08-24-2026 at 2:00 pm

Avestra Studio Tuple Tech

Modern ASIC, SoC, CPU, and GPU development depends on verification processes that detect subtle functional defects before tapeout. SystemVerilog Assertions (SVA) are particularly important because they encode temporal design intent: how signals, states, and transactions must behave across clock cycles. Unlike conventional… Read More


Synopsys Cloud at DAC 2026

Synopsys Cloud at DAC 2026
by Daniel Payne on 08-24-2026 at 8:00 am

Synopsys Cloud FlexEDA

Cloud-based EDA has been around for awhile now, so at #DAC2026 I met with Vikram Bhatia, Executive Director of Synopsys Cloud to see what’s new with their offering. His background includes stints at Sun, IBM, Microsoft, HP, Oracle and NetApp. The Synopsys Cloud FlexEDA lets designs teams run their EDA solutions inside of a web browser,… Read More


Agentrys Shows You How to Build a Multi-Agent System in 30 Minutes

Agentrys Shows You How to Build a Multi-Agent System in 30 Minutes
by Mike Gianfagna on 08-20-2026 at 2:00 pm

Agentrys Shows You How to Build a Multi Agent System in 30 Minutes

Agentrys believes that a purpose-built multi-agent system for chip design shouldn’t be a quarter-long project. Agentic AI systems are becoming quite popular to cut design time and increase quality for complex chip design projects. The challenge is finding the right agentic flow for a particular application. There are… Read More


Questa One Updated at DAC 2026

Questa One Updated at DAC 2026
by Daniel Payne on 08-20-2026 at 10:00 am

questa one dac2026

Abhi Kolpekwar, VP & General Manager, Digital Verification Technologies at Siemens EDA met with me at #DAC2026 to provide the big picture on smart verification tools, something they call Questa One. Their verification tools are infused with AI to improve productivity on projects like SoCs, 3D IC and chiplets. Abhi shared… Read More


Hot Chips 2026: Architectures for the Agentic Computing Era

Hot Chips 2026: Architectures for the Agentic Computing Era
by Daniel Nenni on 08-19-2026 at 2:00 pm

Hot Chips 2026 Agentrys Quadric SemiWiki

Hot Chips 2026, formally the thirty-eighth Symposium on High Performance Chips, arrives at Stanford’s Memorial Auditorium from August 23 through 25 with a program that captures a decisive shift in computer architecture. Peak arithmetic throughput remains important, but the conference is increasingly about system balance:… Read More


PDF Solutions’ Exensio Was Built for Semiconductor Analytics. The New Exensio Aurora Architecture Is Built for Semiconductor Intelligence.

PDF Solutions’ Exensio Was Built for Semiconductor Analytics. The New Exensio Aurora Architecture Is Built for Semiconductor Intelligence.
by Kalar Rajendiran on 08-18-2026 at 2:00 pm

PDF Solutions Direct Connect Block

The semiconductor industry doesn’t have a shortage of data. It has a shortage of ways to turn that data into useful manufacturing insights quickly enough to matter.

That is the problem PDF Solutions’ Exensio solution has addressed for years. Built specifically for semiconductor manufacturing, Exensio brings … Read More