IMGTC Webinar SemiWIki
WP_Term Object
(
    [term_id] => 157
    [name] => EDA
    [slug] => eda
    [term_group] => 0
    [term_taxonomy_id] => 157
    [taxonomy] => category
    [description] => Electronic Design Automation
    [parent] => 0
    [count] => 4513
    [filter] => raw
    [cat_ID] => 157
    [category_count] => 4513
    [category_description] => Electronic Design Automation
    [cat_name] => EDA
    [category_nicename] => eda
    [category_parent] => 0
    [is_post] => 
)

Podcast EP367: How Keysight is Accelerating RF and Microwave Design with Matthew Ozalas

Podcast EP367: How Keysight is Accelerating RF and Microwave Design with Matthew Ozalas
by Daniel Nenni on 09-18-2026 at 10:00 am

Daniel is joined by Matthew Ozalas from Keysight. With an experience of more than 20 years, Matthew brings a plethora of knowledge in complex RF designs using CAD tools.   Matthew has also authored several application notes on RF and Microwave design and development using Keysight ADS with his recent ones based on “Artificial … Read More


The Invisible Bottleneck Is Costing You Time You Can’t Get Back

The Invisible Bottleneck Is Costing You Time You Can’t Get Back
by Admin on 09-17-2026 at 8:00 am

invisible bottle neck package


By Joel Jorgensen, FlowAccel.

The 2026 Siemens EDA and Wilson Research Group study just came out. Verification now eats close to half the schedule on every IC and FPGA program. I don’t doubt that number. What I don’t know is how much of it is actually verification, and how much of it is something else showing up disguised… Read More


Podcast EP366: How Cognichip is Changing Chip Design with Faraj Aalaei

Podcast EP366: How Cognichip is Changing Chip Design with Faraj Aalaei
by Daniel Nenni on 09-16-2026 at 10:00 am

Daniel is joined by the CEO of Cognichip, Faraj Aalaei, a successful visionary entrepreneur with over 40 years of distinguished experience in communications and networking technologies. As a leading entrepreneur in Silicon Valley, he was responsible for building and leading two semiconductor companies through IPOs as a founder… Read More


Semiconductor Engineering Has a State-Continuity Problem

Semiconductor Engineering Has a State-Continuity Problem
by Moh Kolb on 09-14-2026 at 8:00 am

Semi eng state conti Problem sept11 semiwiki

Product realization depends not only on reaching the next engineering state, but on preserving the relationships between states from intent through qualification, release, and lifecycle learning.

Semiconductor development is usually described as a sequence of activities: architecture, design, fabrication, packaging,… Read More


Podcast EP365: How Agentrys is Revolutionizing Chip Design with Mark Ren

Podcast EP365: How Agentrys is Revolutionizing Chip Design with Mark Ren
by Daniel Nenni on 09-11-2026 at 10:00 am

Daniel is joined by Mark Ren, founder and CEO of Agentrys. Mark has 26 years of EDA and AI R&D experience spanning IBM Research and NVIDIA Research, driving design automation innovations that power modern chip design. He received the IBM Corporate Award for contributions to the design closure for high-performance microprocessors.… Read More


Webinar – Avestra Explains How to Achieve Assertion Driven Silicon Success

Webinar – Avestra Explains How to Achieve Assertion Driven Silicon Success
by Mike Gianfagna on 09-10-2026 at 2:00 pm

Webinar – Avestra Explains How to Achieve Assertion Driven Silicon Success

Studies have shown that nearly 20% of the verification cycle is spent on assertion generation, debugging, and methodology integration. This work remains largely manual today or is delegated to general-purpose LLMs that can produce incorrect assertions more than 30% of the time. Avestra attacks this problem with agentic AI … Read More


PDF Solutions CONNECT 2026: Where Semiconductor Data Meets AI

PDF Solutions CONNECT 2026: Where Semiconductor Data Meets AI
by Daniel Nenni on 09-10-2026 at 10:00 am

CONNECT 400x400

The semiconductor industry is entering a period in which manufacturing leadership will depend not simply on producing more data, but on turning that data into timely, trustworthy decisions. PDF Solutions CONNECT 2026 is designed around this challenge. Taking place October 15–16 at the Westin St. Francis in San Francisco, the… Read More


Webinar – ChipAgents Shows You How to Break the Timing Closure Bottleneck with AI

Webinar – ChipAgents Shows You How to Break the Timing Closure Bottleneck with AI
by Mike Gianfagna on 09-10-2026 at 6:00 am

Webinar – ChipAgents Shows You How to Break the Timing Closure Bottleneck with AI

We all know timing closure is one of the most challenging processes in chip design. Extracting actionable insight from massive timing reports, tracing violations back to RTL, and selecting the right fix across complex PPA tradeoffs all require deep expertise. And every change can trigger hours or days of tool runs and cross-team… Read More


Keysight EDA update at DAC 2026

Keysight EDA update at DAC 2026
by Daniel Payne on 09-09-2026 at 10:00 am

keysight dac2026

On the last day of #DAC2026 I stopped by the Keysight booth to chat with Nilesh Kamdar, GM of EDA Business to get an update. He has spent 27 years in the industry, and this made 25 DAC trips for him. For Keysight the application areas of focus are serving designers of high frequency and high-speed digital, RF, and mm/uwave designs. An … Read More


AI Memory Gap at DAC 2026

AI Memory Gap at DAC 2026
by Daniel Payne on 09-07-2026 at 10:00 am

AI memory gap

On Tuesday at #DAC2026 I attended the exhibitor presentation, Synopsys: How Silicon Startups are Addressing the AI Memory Gap. Vikram Bhatia from Synopsys introduced the two presentations from Wenbo Yin, SVP of IC Design at TetraMem and R. Scott Hills, VP of Business Development at ANAFLASH. Datacenters consume large amounts… Read More