webinar IPXACT banner
WP_Term Object
(
    [term_id] => 157
    [name] => EDA
    [slug] => eda
    [term_group] => 0
    [term_taxonomy_id] => 157
    [taxonomy] => category
    [description] => Electronic Design Automation
    [parent] => 0
    [count] => 4492
    [filter] => raw
    [cat_ID] => 157
    [category_count] => 4492
    [category_description] => Electronic Design Automation
    [cat_name] => EDA
    [category_nicename] => eda
    [category_parent] => 0
    [is_post] => 
)

Podcast EP351: A Detailed Overview of the Emerging Standards for 400G with Kent Lusted

Podcast EP351: A Detailed Overview of the Emerging Standards for 400G with Kent Lusted
by Daniel Nenni on 06-19-2026 at 10:00 am

Daniel is joined by Kent Lusted, a Distinguished Architect at Synopsys and an integral part of the company’s Ethernet IP design team. He has been an active contributor and member of the IEEE 802.3 Ethernet PHY standards development leadership team for more than 15 years. Prior to Synopsys, Kent worked at Intel for 30+ years, focused… Read More


The Yield Partnership: Intel and PDF Solutions Tackle Advanced Nodes

The Yield Partnership: Intel and PDF Solutions Tackle Advanced Nodes
by Daniel Nenni on 06-19-2026 at 6:00 am

Intel and PDF Solutions Tackle Advanced Nodes

One of the most difficult things to do in life is ask for help. This is inherently a big problem in the semiconductor industry dating back to the IDM days where silos of secrecy were established. As a result Intel has struggled with yield since the 14nm FinFET process nodes.

On the outside PDF Solutions is a publicly traded semiconductor… Read More


Webinar: Faster Design Spec to Implementation using IP-XACT

Webinar: Faster Design Spec to Implementation using IP-XACT
by Daniel Payne on 06-18-2026 at 10:00 am

SoC Compiler

As SoC design flows grow increasingly complex, IP-XACT has become a cornerstone standard throughout the entire development lifecycle: from architecture specification to design assembly and verification. Its growing adoption is reflected in the standard’s continuous evolution, from the 2009 release through 2014… Read More


Feed Forward Intelligence: Enabling Testability in the Chiplets Era

Feed Forward Intelligence: Enabling Testability in the Chiplets Era
by Kalar Rajendiran on 06-18-2026 at 6:00 am

Data Feed Forward Architecture

The semiconductor industry is entering a new era in which advanced packaging and chiplets-based architectures are becoming the primary drivers of system-level innovation. As traditional process-node scaling becomes increasingly complex and expensive, manufacturers are turning to heterogeneous integration, combining… Read More


Synopsys Unifies Electrical, Thermal, Mechanical, and Optical Analysis with Multiphysics Fusion Solutions

Synopsys Unifies Electrical, Thermal, Mechanical, and Optical Analysis with Multiphysics Fusion Solutions
by Daniel Nenni on 06-17-2026 at 2:00 pm

Synopsys Announces Availability of the First Wave of Multiphysics Fusion Solutions

Synopsys has announced the availability of the first wave of its Multiphysics Fusion Solutions, extending its vision of a unified engineering environment that connects EDA, semiconductor physics, system simulation, and artificial intelligence-driven optimization. The announcement addresses one of the most significant… Read More


PowerArtist RTL Power Estimation Folds into Keysight

PowerArtist RTL Power Estimation Folds into Keysight
by Bernard Murphy on 06-17-2026 at 6:00 am

PowerArtist exploring and fixing hotspots in a GPU

Back in the late 1990s, Sente launched a product called WattWatcher to estimate power from design RTL and simulation activity. This was revolutionary for its time since alternatives, while very accurate, only offered power analysis at the gate level. Gate-level analysis is great for fine-tuning power but is unhelpful for achieving… Read More


GPU-native mask rule checking eliminates the curvilinear mask rule check bottleneck

GPU-native mask rule checking eliminates the curvilinear mask rule check bottleneck
by Admin on 06-16-2026 at 10:00 am

fig1 gpu opc challenge

As semiconductor manufacturing pushes toward advanced nodes with tighter feature sizes, the optical proximity correction (OPC) workflow is adopting curvilinear masks to achieve the larger process windows that traditional Manhattan geometries cannot deliver.

Traditional Manhattan masks constrain shapes to vertical … Read More


Agentic AI and the Future of Chip Design: From Productivity Tool to Engineering Partner

Agentic AI and the Future of Chip Design: From Productivity Tool to Engineering Partner
by Kalar Rajendiran on 06-15-2026 at 6:00 am

ESDA Panel Session June 10, 2026 IMG 6708

Highlights from a recent panel session moderated by Ed Sperling (Semiconductor Engineering) featuring Walden Rhines (Silvaco), Vincent Wong (Verific), Dave Kelf (Breker Verification Systems), Shelly Henry (MooresLab AI), Ann Wu (Silimate), and Cindy Cui (ChipAgents). The panel session was hosted by Electronic System … Read More


How llmda.ai Coaxed Me Out of Retirement, an Interview with Kurt Shuler

How llmda.ai Coaxed Me Out of Retirement, an Interview with Kurt Shuler
by Daniel Nenni on 06-12-2026 at 6:00 am

Kurt Shuler

Arteris is one of the most impressive companies SemiWiki has worked with over the last fifteen years. We have collaborated on one hundred and seventy-three articles/podcasts that have garnered more than two million views/listens. The success of Arteris can be easily tracked to the executive team and Kurt Shuler was the executive… Read More


WEBINAR: Engineering Documentation is a Critical Source of Truth – Do You Know if it’s Accurate?

WEBINAR: Engineering Documentation is a Critical Source of Truth – Do You Know if it’s Accurate?
by Mike Gianfagna on 06-11-2026 at 8:00 am

llmda homepage block (2)

Embedded systems programs rarely fail because of a lack of execution capability. They fail because critical engineering documentation drifts out of alignment over time and distance. Simply put, the team is correctly following the wrong instructions. This includes requirements, architecture, implementation, verification,… Read More