llmda newsletter ad (2)
WP_Term Object
(
    [term_id] => 157
    [name] => EDA
    [slug] => eda
    [term_group] => 0
    [term_taxonomy_id] => 157
    [taxonomy] => category
    [description] => Electronic Design Automation
    [parent] => 0
    [count] => 4473
    [filter] => raw
    [cat_ID] => 157
    [category_count] => 4473
    [category_description] => Electronic Design Automation
    [cat_name] => EDA
    [category_nicename] => eda
    [category_parent] => 0
    [is_post] => 
)

SoC PLANNER: A New Generation of SoC Design Exploration Solution Managing Cost-effectiveness and Sustainability

SoC PLANNER: A New Generation of SoC Design Exploration Solution Managing Cost-effectiveness and Sustainability
by Daniel Nenni on 05-27-2026 at 10:00 am

Defacto SoC Planner

With over a trillion chips manufactured every year and application requirements evolving faster than ever (across automotive, HPC, and AI), the pressure on SoC design teams has never been higher with design space keeps growing and schedules keep shrinking.

Indeed, for a complex SoC project, the number of possible configurations… Read More


Engineering the Next Era of Semiconductor Innovation

Engineering the Next Era of Semiconductor Innovation
by Kalar Rajendiran on 05-27-2026 at 8:00 am

Da Yang U2UNA2026 77

The semiconductor industry is entering a transformative new phase, driven by the convergence of artificial intelligence, cloud computing, and increasingly complex chip architectures. That message took center stage during the keynote talks at the Siemens EDA User2User 2026 North America conference. Executives from Siemens,… Read More


SRAM compilers targeting automotive SoCs on advanced nodes

SRAM compilers targeting automotive SoCs on advanced nodes
by Don Dingee on 05-27-2026 at 6:00 am

Automotive versus consumer grade reliability

Processor IP garners the most attention in SoC design, but it’s not the only IP category begging for smart choices. Every processor core needs to be fed with data; however, frequent off-chip DRAM access incurs a large clock-cycle penalty each time. Architects now want SRAM blocks distributed throughout an SoC, putting data close… Read More


Are You Ready for Spec-Driven Verification?

Are You Ready for Spec-Driven Verification?
by Bernard Murphy on 05-26-2026 at 6:00 am

Many specs with bugs

Quick recap: verification is checking that your implementation of a design matches the in-house design/test specification. In contrast, validation means checking that the implementation matches design intent as defined by a customer specification, use cases, etc. Let’s focus on verification; for simplicity I’ll use “design… Read More


Library Characterization gets a Boost from AI

Library Characterization gets a Boost from AI
by Daniel Payne on 05-25-2026 at 8:00 am

solido characterizer

The semiconductor industry creates increasingly complex SoC and chiplets using lots of IP and all of that IP needs to be characterized at the cell level. As we design with 3nm and 2nm nodes, the sheer volume of data required for accurate static timing analysis (STA) is greatly increasing. Modern design flows rely on characterized… Read More


If You Struggle with Up-To-Date Documentation llmda.ai Can Help

If You Struggle with Up-To-Date Documentation llmda.ai Can Help
by Mike Gianfagna on 05-21-2026 at 10:00 am

If You Struggle with Up To Date Documentation llmda.ai Can Help

Accurate, complete, and consistent technical documentation is a critical element of success for any embedded system design project. This includes IP, SoCs, and the associated hardware and software infrastructure. When documentation contains errors, the consequences go beyond engineering inefficiency. Errors that drive… Read More


Bronco AI Webinar: Full-Chip SoC Debug in 15 Minutes

Bronco AI Webinar: Full-Chip SoC Debug in 15 Minutes
by Daniel Nenni on 05-21-2026 at 8:00 am

BroncoBlogPostDetective

A single bug on a full-chip SoC can pull engineers off roadmap work for days or even weeks. It involves massive waveforms, thousands of files of RTL and UVM, and dense specs that aren’t always perfect. Finding these bugs have always been a matter of engineer-hours and how well knowledge diffuses through the organization.

Bronco … Read More


Europe is Getting Serious About ASIC Innovation

Europe is Getting Serious About ASIC Innovation
by Bernard Murphy on 05-21-2026 at 6:00 am

European ASIC Startups

I was born in the UK (then still a part of Europe), so always eager to see them succeed. But I must admit that past behavior has reinforced the view that the EU’s only active “contribution” to progress is regulation. However this seems to be changing in multiple interesting ways. On a grand scale, the Nordic economic model is taking … Read More


Siemens EDA Expands AI and Advanced Packaging Collaboration with TSMC

Siemens EDA Expands AI and Advanced Packaging Collaboration with TSMC
by Daniel Nenni on 05-20-2026 at 10:00 am

SIemens EDA TSMC Teshnical Symposium 2026

At the recent TSMC Technology Symposium 2026, Siemens EDA reinforced its position as one of the key ecosystem partners supporting TSMC in the race toward AI-driven semiconductor design, advanced packaging, and next-generation process technologies. The annual forum has become one of the semiconductor industry’s most important… Read More


CEO Interview with Nagesh Gupta of llmda.ai

CEO Interview with Nagesh Gupta of llmda.ai
by Daniel Nenni on 05-15-2026 at 6:00 am

Nagesh Gupta of llmda ai

Nagesh has built a career spanning multiple aspects of system design and development at companies including Hewlett-Packard, Cadence, Xilinx, and Lattice Semiconductor.

He is also a serial entrepreneur. Nagesh founded Taray, Inc., which developed memory interface generators for Xilinx designs and was later acquired by … Read More