You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today!
WP_Term Object
(
[term_id] => 157
[name] => EDA
[slug] => eda
[term_group] => 0
[term_taxonomy_id] => 157
[taxonomy] => category
[description] => Electronic Design Automation
[parent] => 0
[count] => 4609
[filter] => raw
[cat_ID] => 157
[category_count] => 4609
[category_description] => Electronic Design Automation
[cat_name] => EDA
[category_nicename] => eda
[category_parent] => 0
[is_post] =>
)
By Bhanu Pandey
The semiconductor industry is currently facing a significant challenge in functional verification. According to the most recent Wilson Research Group / Siemens EDA Functional Verification Study, first-silicon success rates have hit a historic low, with nearly 68% of designs requiring two or more spins. While… Read More
Siemens has again sponsored a Wilson-led survey on the state of (functional) verification in the industry, and this time Harry Foster (Chief Scientist, Verification at Siemens) has condensed his major takeaways from the report. These are intriguing – particularly an apparent revolutionary change in first-silicon trends.… Read More
Daniel is joined by Julie Rogers, Executive Director, ESD Alliance. Julie brings deep expertise in industry collaboration, technical conferences, and executive engagement. She brings more than 30 years of experience driving growth, visibility, and alignment across complex, highly technical markets. She is widely recognized… Read More
One of the standout presentations at the 2026 TSMC OIP Forum highlighted a collaboration between Siemens EDA, Marvell, and TSMC. I always appreciate EDA presentations that bring together customer and foundry perspectives, and this one did not disappoint. We follow 3D IC technology closely and have published more than 150 blogs… Read More
LUBIS EDA is introducing FormalOS, a platform designed to make formal verification more systematic, scalable and predictable. Built on the company’s five-stage methodology, it combines structured workflows, verification playbooks, automation, reusable verification assets and sign-off evidence within customers’ existing… Read More
Daniel is joined by John Bruggeman, Chief Marketing Officer at Vinci, where he leads the company’s market narrative and strategic positioning. His work focuses on translating complex technical advances into clear category definition, industry relevance, and market adoption.
Daniel discusses How Vinci fits into the hardware… Read More
At DAC 2026 I had the opportunity to speak with Juan Rey, CTO Siemens EDA about the Calibre product used for IC physical verification, circuit verification, 3D IC and DFM optimization. Juan has been involved with Calibre since 2001, served on the Board of Directors of Silicon Integration Initiative (SI2), on the Executive Technology… Read More
Artificial intelligence is moving beyond the screen. The attached presentation describes a shift from systems that generate text, images, and code to systems that can perceive their surroundings and take action. These systems could guide robots, vehicles, factory equipment, medical devices, and critical infrastructure.… Read More
Before EDA becomes AI-native, focused agents have a window to prove measurable engineering value inside existing design flows.
AI is entering semiconductor engineering from several directions at once.
Some companies are building broad agentic design environments. Others are attacking specific bottlenecks: timing closure,… Read More
Daniel is joined by Kimon W. Michaels, a prominent figure in the semiconductor industry, currently serving as the Executive Vice President of Products and Solutions at PDF Solutions, Inc. He co-founded the company and has held various leadership roles, including Vice President of Design for Manufacturability since June 2007.… Read More
Intel Foundry: AI performance now depends on the whole system